Tolik-Trek/Shared_Includes
1
0
Fork 0
mirror of https://github.com/Tolik-Trek/Shared_Includes.git synced 2026-06-15 09:01:33 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity

...

Browse Source
This commit is contained in:
Anatoliy Belyanskiy 2023-08-24 01:09:17 +10:00
parent 5aa6ffff2b
commit ca86cde6b2
1 changed files with 19 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

39
constants/SP2000.inc
View File

@ -1629,28 +1629,27 @@ INIT_TBL_IDE3 HDD_INIT_TABLE = SYS_PAGE.IDE_3 ; !HARDC
; <EFBFBD>¨â 6 - Write Gate - ¡¨â ¢ë¯®«­¥­¨ï § ¯¨á¨,  ªâ¨¢¥­ ¢® ¢à¥¬ï ®¯¥à æ¨¨ § ¯¨á¨ ; <EFBFBD>¨â 6 - Write Gate - ¡¨â ¢ë¯®«­¥­¨ï § ¯¨á¨,  ªâ¨¢¥­ ¢® ¢à¥¬ï ®¯¥à æ¨¨ § ¯¨á¨
Write: Write:
.DeviceControl EQU #4154 ; ; #3F6 Device Control register .Data EQU #0150 ; cnf 20 ; HDW_DAT W170 ; #1F0 Data register
.Command EQU #4153 ; HDW_COM P_CMD ; #1F7 Command register .Features EQU #0151 ; cnf 21 ; HDW_ERR W171 ; #1F1 Features register
;.DriveCtrl EQU #4152 ; HDW_DRV P_HD_CS ; #1F6 Device/Head register .Counter EQU #0152 ; cnf 22 ; HDW_CNT P_S_CNT W172 ; #1F2 Counter register
.DeviceHead EQU #4152 ; HDW_DRV P_HD_CS ; #1F6 Device/Head register .Sector EQU #0153 ; cnf 23 ; HDW_SEC P_S_NUM W173 ; #1F3 Sector register
.Data EQU #0150 ; HDW_DAT W170 ; #1F0 Data register .CylinderLow EQU #0154 ; cnf 24 ; HDW_CLL P_C_LOW W174 ; #1F4 Cylinder Low register
.Features EQU #0151 ; HDW_ERR W171 ; #1F1 Features register .CylinderHigh EQU #0155 ; cnf 25 ; HDW_CLH P_C_HIG W175 ; #1F5 Cylinder High register
.Counter EQU #0152 ; HDW_CNT P_S_CNT W172 ; #1F2 Counter register .DeviceHead EQU #4152 ; cnf 26 ; HDW_DRV P_HD_CS ; #1F6 Device/Head register
.Sector EQU #0153 ; HDW_SEC P_S_NUM W173 ; #1F3 Sector register .Command EQU #4153 ; cnf 27 ; HDW_COM P_CMD ; #1F7 Command register
.CylinderLow EQU #0154 ; HDW_CLL P_C_LOW W174 ; #1F4 Cylinder Low register .DeviceControl EQU #4154 ; cnf 28 ; ; #3F6 Device Control register
.CylinderHigh EQU #0155 ; HDW_CLH P_C_HIG W175 ; #1F5 Cylinder High register
Read: Read:
.DrvAddress EQU #4055 ; ; #3F7 .Data EQU #0050 ; cnf 20 ; HDR_DAT P_DATS R170 ; #1F0 Data register
.AltControl EQU #4054 ; ; #3F6 Alternate Status register .Error EQU #0051 ; cnf 21 ; HDR_ERR P_ERR R171 ; #1F1 Error register
.Status EQU #4053 ; HDR_CTL P_HDST R177 ; #1F7 Status (Control) register .Counter EQU #0052 ; cnf 22 ; HDR_CNT R172 ; #1F2 Counter register
.Control EQU #4052 ; HDR_DRV R176 ; #1F6 Device/Head register .Sector EQU #0053 ; cnf 23 ; HDR_SEC R173 ; #1F3 Sector register
.Data EQU #0050 ; HDR_DAT P_DATS R170 ; #1F0 Data register .CylinderLow EQU #0054 ; cnf 24 ; HDR_CLL R174 ; #1F4 Cylinder Low register
.Error EQU #0051 ; HDR_ERR P_ERR R171 ; #1F1 Error register .CylinderHigh EQU #0055 ; cnf 25 ; HDR_CLH R175 ; #1F5 Cylinder High register
.Counter EQU #0052 ; HDR_CNT R172 ; #1F2 Counter register .Control EQU #4052 ; cnf 26 ; HDR_DRV R176 ; #1F6 Device/Head register
.Sector EQU #0053 ; HDR_SEC R173 ; #1F3 Sector register .Status EQU #4053 ; cnf 27 ; HDR_CTL P_HDST R177 ; #1F7 Status (Control) register
.CylinderLow EQU #0054 ; HDR_CLL R174 ; #1F4 Cylinder Low register .AltControl EQU #4054 ; cnf 28 ; ; #3F6 Alternate Status register
.CylinderHigh EQU #0055 ; HDR_CLH R175 ; #1F5 Cylinder High register .DrvAddress EQU #4055 ; cnf 29 ; ; #3F7
ControlBit: ; 0000 0000 ; Bits for HardDrive.Read.Status ControlBit: ; 0000 0000 ; Bits for HardDrive.Read.Status
.Busy EQU 7;ÄÄÄÄÄÄÄÄÙ³³³ ³³³³ ; BSY .Busy EQU 7;ÄÄÄÄÄÄÄÄÙ³³³ ³³³³ ; BSY