mirror of
https://github.com/romychs/OPro-COM-AY.git
synced 2025-04-19 12:40:05 +03:00
47 lines
2.5 KiB
Plaintext
47 lines
2.5 KiB
Plaintext
--lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 DEVICE_FAMILY="MAX7000S" LPM_DIRECTION="ADD" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=5 ONE_INPUT_IS_CONSTANT="YES" cin dataa datab result
|
|
--VERSION_BEGIN 13.0 cbx_cycloneii 2013:06:12:18:04:00:SJ cbx_lpm_add_sub 2013:06:12:18:04:00:SJ cbx_mgl 2013:06:12:18:04:42:SJ cbx_stratix 2013:06:12:18:04:00:SJ cbx_stratixii 2013:06:12:18:04:00:SJ VERSION_END
|
|
|
|
|
|
-- Copyright (C) 1991-2013 Altera Corporation
|
|
-- Your use of Altera Corporation's design tools, logic functions
|
|
-- and other software and tools, and its AMPP partner logic
|
|
-- functions, and any output files from any of the foregoing
|
|
-- (including device programming or simulation files), and any
|
|
-- associated documentation or information are expressly subject
|
|
-- to the terms and conditions of the Altera Program License
|
|
-- Subscription Agreement, Altera MegaCore Function License
|
|
-- Agreement, or other applicable license agreement, including,
|
|
-- without limitation, that your use is for the sole purpose of
|
|
-- programming logic devices manufactured by Altera and sold by
|
|
-- Altera or its authorized distributors. Please refer to the
|
|
-- applicable agreement for further details.
|
|
|
|
|
|
FUNCTION carry_sum (cin, sin)
|
|
RETURNS ( cout, sout);
|
|
|
|
--synthesis_resources = lut 6
|
|
SUBDESIGN add_sub_onh
|
|
(
|
|
cin : input;
|
|
dataa[4..0] : input;
|
|
datab[4..0] : input;
|
|
result[4..0] : output;
|
|
)
|
|
VARIABLE
|
|
add_sub_cella[4..0] : carry_sum;
|
|
external_cin_cell : carry_sum;
|
|
datab_node[4..0] : WIRE;
|
|
main_cin_wire : WIRE;
|
|
|
|
BEGIN
|
|
add_sub_cella[].cin = ( ((dataa[4..4] & datab_node[4..4]) # ((dataa[4..4] # datab_node[4..4]) & add_sub_cella[3].cout)), ((dataa[3..3] & datab_node[3..3]) # ((dataa[3..3] # datab_node[3..3]) & add_sub_cella[2].cout)), ((dataa[2..2] & datab_node[2..2]) # ((dataa[2..2] # datab_node[2..2]) & add_sub_cella[1].cout)), ((dataa[1..1] & datab_node[1..1]) # ((dataa[1..1] # datab_node[1..1]) & add_sub_cella[0].cout)), ((dataa[0..0] & datab_node[0..0]) # ((dataa[0..0] # datab_node[0..0]) & main_cin_wire)));
|
|
add_sub_cella[].sin = ( ((dataa[4..4] $ datab_node[4..4]) $ add_sub_cella[3].cout), ((dataa[3..3] $ datab_node[3..3]) $ add_sub_cella[2].cout), ((dataa[2..2] $ datab_node[2..2]) $ add_sub_cella[1].cout), ((dataa[1..1] $ datab_node[1..1]) $ add_sub_cella[0].cout), ((dataa[0..0] $ datab_node[0..0]) $ main_cin_wire));
|
|
external_cin_cell.cin = cin;
|
|
external_cin_cell.sin = B"0";
|
|
datab_node[] = datab[];
|
|
main_cin_wire = external_cin_cell.cout;
|
|
result[] = add_sub_cella[].sout;
|
|
END;
|
|
--VALID FILE
|