mirror of
https://github.com/romychs/OPro-COM-AY.git
synced 2025-07-25 09:55:26 +03:00
5 lines
120 B
Plaintext
5 lines
120 B
Plaintext
set tool_name "ModelSim-Altera (Verilog)"
|
|
set corner_file_list {
|
|
{{"Slow Model"} {OrionCOM-AY.vo OrionCOM-AY_v.sdo}}
|
|
}
|