templates

This commit is contained in:
Luca Anastasio 2019-08-11 15:55:12 +02:00
parent ccba2162c9
commit b6783e34db
108 changed files with 41573 additions and 2048 deletions

File diff suppressed because it is too large Load Diff

File diff suppressed because it is too large Load Diff

25
PCIexpress_x16_low/.gitignore vendored Normal file
View File

@ -0,0 +1,25 @@
# For PCBs designed using KiCad: http://www.kicad-pcb.org/
# Format documentation: http://kicad-pcb.org/help/file-formats/
# Temporary files
*.000
*.bak
*.bck
*.kicad_pcb-bak
*~
_autosave-*
*.tmp
*-save.pro
*-save.kicad_pcb
fp-info-cache
# Netlist files (exported from Eeschema)
*.net
# Autorouter files (exported from Pcbnew)
*.dsn
*.ses
# Exported BOM files
*.xml
*.csv

View File

@ -0,0 +1,33 @@
update=22/05/2015 07:44:53
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,297 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_bracket
#
DEF PCIexpress_PCIexpress_bracket J 0 40 Y Y 1 F N
F0 "J" 0 0 50 H V C CNN
F1 "PCIexpress_PCIexpress_bracket" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
PCIexpress_bracket_*
$ENDFPLIST
DRAW
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_x16
#
DEF PCIexpress_PCIexpress_x16 J 0 40 Y Y 1 F N
F0 "J" 0 150 50 H V C CNN
F1 "PCIexpress_PCIexpress_x16" 0 50 50 H V C CNN
F2 "PCIexpress:PCIexpress_x16" 0 -950 50 H I C CNN
F3 "" 0 -950 50 H I C CNN
DRAW
T 0 0 -8650 50 0 0 0 x16 Normal 0 C C
T 0 0 -3450 50 0 0 0 x4 Normal 0 C C
T 0 0 -5250 50 0 0 0 x8 Normal 0 C C
T 0 0 -1150 50 0 1 1 notch Normal 0 C C
T 0 0 -1950 50 0 1 1 x1 Normal 0 C C
S 450 0 -450 -8700 1 1 10 f
P 2 0 0 0 450 -5300 -450 -5300 N
P 2 0 0 0 450 -3500 -450 -3500 N
P 2 1 1 0 450 -2000 -450 -2000 N
P 2 1 1 0 450 -1200 -450 -1200 N
X ~PRSNT1 A1 600 -100 150 L 50 50 1 1 P
X +3.3V A10 600 -1000 150 L 50 50 1 1 w
X ~PERST A11 600 -1100 150 L 50 50 1 1 O
X GND A12 600 -1300 150 L 50 50 1 1 w
X REFCLK+ A13 600 -1400 150 L 50 50 1 1 O
X REFCLK- A14 600 -1500 150 L 50 50 1 1 O
X GND A15 600 -1600 150 L 50 50 1 1 w
X PERp0 A16 600 -1700 150 L 50 50 1 1 I
X PERn0 A17 600 -1800 150 L 50 50 1 1 I
X GND A18 600 -1900 150 L 50 50 1 1 w
X RSVD A19 600 -2100 150 L 50 50 1 1 N
X +12V A2 600 -200 150 L 50 50 1 1 w
X GND A20 600 -2200 150 L 50 50 1 1 w
X PERp1 A21 600 -2300 150 L 50 50 1 1 I
X PERn1 A22 600 -2400 150 L 50 50 1 1 I
X GND A23 600 -2500 150 L 50 50 1 1 w
X GND A24 600 -2600 150 L 50 50 1 1 w
X PERp2 A25 600 -2700 150 L 50 50 1 1 I
X PERn2 A26 600 -2800 150 L 50 50 1 1 I
X GND A27 600 -2900 150 L 50 50 1 1 w
X GND A28 600 -3000 150 L 50 50 1 1 w
X PERp3 A29 600 -3100 150 L 50 50 1 1 I
X +12V A3 600 -300 150 L 50 50 1 1 w
X PERn3 A30 600 -3200 150 L 50 50 1 1 I
X GND A31 600 -3300 150 L 50 50 1 1 w
X RSVD A32 600 -3400 150 L 50 50 1 1 N
X RSVD A33 600 -3600 150 L 50 50 1 1 N
X GND A34 600 -3700 150 L 50 50 1 1 w
X PERp4 A35 600 -3800 150 L 50 50 1 1 I
X PERn4 A36 600 -3900 150 L 50 50 1 1 I
X GND A37 600 -4000 150 L 50 50 1 1 w
X GND A38 600 -4100 150 L 50 50 1 1 w
X PERp5 A39 600 -4200 150 L 50 50 1 1 I
X GND A4 600 -400 150 L 50 50 1 1 w
X PERn5 A40 600 -4300 150 L 50 50 1 1 I
X GND A41 600 -4400 150 L 50 50 1 1 w
X GND A42 600 -4500 150 L 50 50 1 1 w
X PERp6 A43 600 -4600 150 L 50 50 1 1 I
X PERn6 A44 600 -4700 150 L 50 50 1 1 I
X GND A45 600 -4800 150 L 50 50 1 1 w
X GND A46 600 -4900 150 L 50 50 1 1 w
X PERp7 A47 600 -5000 150 L 50 50 1 1 I
X PERn7 A48 600 -5100 150 L 50 50 1 1 I
X GND A49 600 -5200 150 L 50 50 1 1 w
X TCK A5 600 -500 150 L 50 50 1 1 O
X RSVD A50 600 -5400 150 L 50 50 1 1 N
X GND A51 600 -5500 150 L 50 50 1 1 w
X PERp8 A52 600 -5600 150 L 50 50 1 1 I
X PERn8 A53 600 -5700 150 L 50 50 1 1 I
X GND A54 600 -5800 150 L 50 50 1 1 w
X GND A55 600 -5900 150 L 50 50 1 1 w
X PERp9 A56 600 -6000 150 L 50 50 1 1 I
X PERn9 A57 600 -6100 150 L 50 50 1 1 I
X GND A58 600 -6200 150 L 50 50 1 1 w
X GND A59 600 -6300 150 L 50 50 1 1 w
X TDI A6 600 -600 150 L 50 50 1 1 O
X PERp10 A60 600 -6400 150 L 50 50 1 1 I
X PERn10 A61 600 -6500 150 L 50 50 1 1 I
X GND A62 600 -6600 150 L 50 50 1 1 w
X GND A63 600 -6700 150 L 50 50 1 1 w
X PERp11 A64 600 -6800 150 L 50 50 1 1 I
X PERn11 A65 600 -6900 150 L 50 50 1 1 I
X GND A66 600 -7000 150 L 50 50 1 1 w
X GND A67 600 -7100 150 L 50 50 1 1 w
X PERp12 A68 600 -7200 150 L 50 50 1 1 I
X PERn12 A69 600 -7300 150 L 50 50 1 1 I
X TDO A7 600 -700 150 L 50 50 1 1 I
X GND A70 600 -7400 150 L 50 50 1 1 w
X GND A71 600 -7500 150 L 50 50 1 1 w
X PERp13 A72 600 -7600 150 L 50 50 1 1 I
X PERn13 A73 600 -7700 150 L 50 50 1 1 I
X GND A74 600 -7800 150 L 50 50 1 1 w
X GND A75 600 -7900 150 L 50 50 1 1 w
X PERp14 A76 600 -8000 150 L 50 50 1 1 I
X PERn14 A77 600 -8100 150 L 50 50 1 1 I
X GND A78 600 -8200 150 L 50 50 1 1 w
X GND A79 600 -8300 150 L 50 50 1 1 w
X TMS A8 600 -800 150 L 50 50 1 1 O
X PERp15 A80 600 -8400 150 L 50 50 1 1 I
X PERn15 A81 600 -8500 150 L 50 50 1 1 I
X GND A82 600 -8600 150 L 50 50 1 1 w
X +3.3V A9 600 -900 150 L 50 50 1 1 w
X +12V B1 -600 -100 150 R 50 50 1 1 w
X +3.3V_aux B10 -600 -1000 150 R 50 50 1 1 w
X ~WAKE B11 -600 -1100 150 R 50 50 1 1 C
X RSVD B12 -600 -1300 150 R 50 50 1 1 N
X GND B13 -600 -1400 150 R 50 50 1 1 w
X PETp0 B14 -600 -1500 150 R 50 50 1 1 O
X PETn0 B15 -600 -1600 150 R 50 50 1 1 O
X GND B16 -600 -1700 150 R 50 50 1 1 w
X ~PRSNT2 B17 -600 -1800 150 R 50 50 1 1 P
X GND B18 -600 -1900 150 R 50 50 1 1 w
X PETp1 B19 -600 -2100 150 R 50 50 1 1 O
X +12V B2 -600 -200 150 R 50 50 1 1 w
X PETn1 B20 -600 -2200 150 R 50 50 1 1 O
X GND B21 -600 -2300 150 R 50 50 1 1 w
X GND B22 -600 -2400 150 R 50 50 1 1 w
X PETp2 B23 -600 -2500 150 R 50 50 1 1 O
X PETn2 B24 -600 -2600 150 R 50 50 1 1 O
X GND B25 -600 -2700 150 R 50 50 1 1 w
X GND B26 -600 -2800 150 R 50 50 1 1 w
X PETp3 B27 -600 -2900 150 R 50 50 1 1 O
X PETn3 B28 -600 -3000 150 R 50 50 1 1 O
X GND B29 -600 -3100 150 R 50 50 1 1 w
X +12V B3 -600 -300 150 R 50 50 1 1 w
X RSVD B30 -600 -3200 150 R 50 50 1 1 N
X ~PRSNT2 B31 -600 -3300 150 R 50 50 1 1 P
X GND B32 -600 -3400 150 R 50 50 1 1 w
X PETp4 B33 -600 -3600 150 R 50 50 1 1 O
X PETn4 B34 -600 -3700 150 R 50 50 1 1 O
X GND B35 -600 -3800 150 R 50 50 1 1 w
X GND B36 -600 -3900 150 R 50 50 1 1 w
X PETp5 B37 -600 -4000 150 R 50 50 1 1 O
X PETn5 B38 -600 -4100 150 R 50 50 1 1 O
X GND B39 -600 -4200 150 R 50 50 1 1 w
X GND B4 -600 -400 150 R 50 50 1 1 w
X GND B40 -600 -4300 150 R 50 50 1 1 w
X PETp6 B41 -600 -4400 150 R 50 50 1 1 O
X PETn6 B42 -600 -4500 150 R 50 50 1 1 O
X GND B43 -600 -4600 150 R 50 50 1 1 w
X GND B44 -600 -4700 150 R 50 50 1 1 w
X PETp7 B45 -600 -4800 150 R 50 50 1 1 O
X PETn7 B46 -600 -4900 150 R 50 50 1 1 O
X GND B47 -600 -5000 150 R 50 50 1 1 w
X ~PRSNT2 B48 -600 -5100 150 R 50 50 1 1 P
X GND B49 -600 -5200 150 R 50 50 1 1 w
X SMCLK B5 -600 -500 150 R 50 50 1 1 C
X PETp8 B50 -600 -5400 150 R 50 50 1 1 O
X PETn8 B51 -600 -5500 150 R 50 50 1 1 O
X GND B52 -600 -5600 150 R 50 50 1 1 w
X GND B53 -600 -5700 150 R 50 50 1 1 w
X PETp9 B54 -600 -5800 150 R 50 50 1 1 O
X PETn9 B55 -600 -5900 150 R 50 50 1 1 O
X GND B56 -600 -6000 150 R 50 50 1 1 w
X GND B57 -600 -6100 150 R 50 50 1 1 w
X PETp10 B58 -600 -6200 150 R 50 50 1 1 O
X PETn10 B59 -600 -6300 150 R 50 50 1 1 O
X SMDAT B6 -600 -600 150 R 50 50 1 1 C
X GND B60 -600 -6400 150 R 50 50 1 1 w
X GND B61 -600 -6500 150 R 50 50 1 1 w
X PETp11 B62 -600 -6600 150 R 50 50 1 1 O
X PETn11 B63 -600 -6700 150 R 50 50 1 1 O
X GND B64 -600 -6800 150 R 50 50 1 1 w
X GND B65 -600 -6900 150 R 50 50 1 1 w
X PETp12 B66 -600 -7000 150 R 50 50 1 1 O
X PETn12 B67 -600 -7100 150 R 50 50 1 1 O
X GND B68 -600 -7200 150 R 50 50 1 1 w
X GND B69 -600 -7300 150 R 50 50 1 1 w
X GND B7 -600 -700 150 R 50 50 1 1 w
X PETp13 B70 -600 -7400 150 R 50 50 1 1 O
X PETn13 B71 -600 -7500 150 R 50 50 1 1 O
X GND B72 -600 -7600 150 R 50 50 1 1 w
X GND B73 -600 -7700 150 R 50 50 1 1 w
X PETp14 B74 -600 -7800 150 R 50 50 1 1 O
X PETn14 B75 -600 -7900 150 R 50 50 1 1 O
X GND B76 -600 -8000 150 R 50 50 1 1 w
X GND B77 -600 -8100 150 R 50 50 1 1 w
X PETp15 B78 -600 -8200 150 R 50 50 1 1 O
X PETn15 B79 -600 -8300 150 R 50 50 1 1 O
X +3.3V B8 -600 -800 150 R 50 50 1 1 w
X GND B80 -600 -8400 150 R 50 50 1 1 w
X ~PRSNT2 B81 -600 -8500 150 R 50 50 1 1 P
X RSVD B82 -600 -8600 150 R 50 50 1 1 N
X ~TRST B9 -600 -900 150 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3VA
#
DEF power_+3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3VA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3.3VA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,294 @@
update=ven 26 lug 2019 22:25:34 CEST
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=
CopperLayerCount=4
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.08889999999999999
MinViaDiameter=0.45
MinViaDrill=0.2
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.0889
TrackWidth2=0.0889
TrackWidth3=0.127
TrackWidth4=0.2
ViaDiameter1=0.45
ViaDrill1=0.2
ViaDiameter2=0.45
ViaDrill2=0.2
ViaDiameter3=0.5
ViaDrill3=0.25
ViaDiameter4=0.55
ViaDrill4=0.3
dPairWidth1=0.2
dPairGap1=0.2
dPairViaGap1=0.25
dPairWidth2=0.2
dPairGap2=0.2
dPairViaGap2=0.2
SilkLineWidth=0.12
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.05
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0.051
SolderMaskMinWidth=0.25
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=1
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=1
Enabled=1
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=1
Enabled=1
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=1
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.0889
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/1]
Name=Diff-100-PCIe
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/2]
Name=JLC2313-100d-3.5
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.0889
dPairGap=0.1016
dPairViaGap=0.25
[pcbnew/Netclasses/3]
Name=JLC2313-100d-4
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.1016
dPairGap=0.127
dPairViaGap=0.25
[pcbnew/Netclasses/4]
Name=JLC7628-100d-8
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2032
dPairGap=0.2032
dPairViaGap=0.25

View File

@ -0,0 +1,423 @@
EESchema Schematic File Version 4
LIBS:PCIexpress_x16_low-cache
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 34
Title "PCIexpress_x16_low"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1350 1050 900 5200
U 5D508B15
F0 "PCIexpress_connector" 50
F1 "PCIexpress_connector.sch" 50
F2 "PET0_P" O R 2250 2300 50
F3 "PET0_N" O R 2250 2400 50
F4 "REFCLK+" O R 2250 2000 50
F5 "REFCLK-" O R 2250 2100 50
F6 "~PRSNT2x16" U L 1350 1550 50
F7 "TDO" I L 1350 1700 50
F8 "TMS" O R 2250 1400 50
F9 "TDI" O R 2250 1600 50
F10 "TCK" O R 2250 1500 50
F11 "PET1_P" O R 2250 2550 50
F12 "PET1_N" O R 2250 2650 50
F13 "PET2_P" O R 2250 2800 50
F14 "PET2_N" O R 2250 2900 50
F15 "PET3_P" O R 2250 3050 50
F16 "PET3_N" O R 2250 3150 50
F17 "PER1_P" I L 1350 2550 50
F18 "PER1_N" I L 1350 2650 50
F19 "PER2_P" I L 1350 2800 50
F20 "PER2_N" I L 1350 2900 50
F21 "PER3_P" I L 1350 3050 50
F22 "PER3_N" I L 1350 3150 50
F23 "PER4_P" I L 1350 3300 50
F24 "PER4_N" I L 1350 3400 50
F25 "PER5_P" I L 1350 3550 50
F26 "PER5_N" I L 1350 3650 50
F27 "PER6_P" I L 1350 3800 50
F28 "PER6_N" I L 1350 3900 50
F29 "PER7_P" I L 1350 4050 50
F30 "PER7_N" I L 1350 4150 50
F31 "~WAKE" I L 1350 1850 50
F32 "~TRST" O R 2250 1700 50
F33 "SMCLK" B L 1350 2000 50
F34 "SMDAT" B L 1350 2100 50
F35 "~PERST" O R 2250 1850 50
F36 "~PRSNT1" U L 1350 1150 50
F37 "~PRSNT2x8" U L 1350 1450 50
F38 "~PRSNT2x4" U L 1350 1350 50
F39 "~PRSNT2x1" U L 1350 1250 50
F40 "PET4_P" O R 2250 3300 50
F41 "PET4_N" O R 2250 3400 50
F42 "PET5_P" O R 2250 3550 50
F43 "PET5_N" O R 2250 3650 50
F44 "PET6_P" O R 2250 3800 50
F45 "PET6_N" O R 2250 3900 50
F46 "PET7_P" O R 2250 4050 50
F47 "PET7_N" O R 2250 4150 50
F48 "PER0_N" I L 1350 2400 50
F49 "PER0_P" I L 1350 2300 50
F50 "PER8_P" I L 1350 4300 50
F51 "PER8_N" I L 1350 4400 50
F52 "PER9_P" I L 1350 4550 50
F53 "PER9_N" I L 1350 4650 50
F54 "PET8_P" O R 2250 4300 50
F55 "PET8_N" O R 2250 4400 50
F56 "PET9_P" O R 2250 4550 50
F57 "PET9_N" O R 2250 4650 50
F58 "PER11_P" I L 1350 5050 50
F59 "PER11_N" I L 1350 5150 50
F60 "PER12_P" I L 1350 5300 50
F61 "PER12_N" I L 1350 5400 50
F62 "PER13_P" I L 1350 5550 50
F63 "PER13_N" I L 1350 5650 50
F64 "PER14_P" I L 1350 5800 50
F65 "PER14_N" I L 1350 5900 50
F66 "PER15_P" I L 1350 6050 50
F67 "PER15_N" I L 1350 6150 50
F68 "PER10_N" I L 1350 4900 50
F69 "PER10_P" I L 1350 4800 50
F70 "PET10_P" O R 2250 4800 50
F71 "PET10_N" O R 2250 4900 50
F72 "PET11_P" O R 2250 5050 50
F73 "PET11_N" O R 2250 5150 50
F74 "PET12_P" O R 2250 5300 50
F75 "PET12_N" O R 2250 5400 50
F76 "PET13_P" O R 2250 5550 50
F77 "PET13_N" O R 2250 5650 50
F78 "PET14_P" O R 2250 5800 50
F79 "PET14_N" O R 2250 5900 50
F80 "PET15_P" O R 2250 6050 50
F81 "PET15_N" O R 2250 6150 50
$EndSheet
Text Label 2350 2400 0 50 ~ 0
PET0_N
Text Label 2350 2300 0 50 ~ 0
PET0_P
Text Label 2350 2650 0 50 ~ 0
PET1_N
Text Label 2350 2550 0 50 ~ 0
PET1_P
Text Label 2350 2900 0 50 ~ 0
PET2_N
Text Label 2350 2800 0 50 ~ 0
PET2_P
Text Label 2350 3150 0 50 ~ 0
PET3_N
Text Label 2350 3050 0 50 ~ 0
PET3_P
Text Label 2350 3400 0 50 ~ 0
PET4_N
Text Label 2350 3300 0 50 ~ 0
PET4_P
Text Label 2350 3650 0 50 ~ 0
PET5_N
Text Label 2350 3550 0 50 ~ 0
PET5_P
Text Label 2350 3900 0 50 ~ 0
PET6_N
Text Label 2350 3800 0 50 ~ 0
PET6_P
Text Label 2350 4150 0 50 ~ 0
PET7_N
Text Label 2350 4050 0 50 ~ 0
PET7_P
Text Label 2350 4400 0 50 ~ 0
PET8_N
Text Label 2350 4300 0 50 ~ 0
PET8_P
Text Label 2350 4650 0 50 ~ 0
PET9_N
Text Label 2350 4550 0 50 ~ 0
PET9_P
Text Label 2350 4900 0 50 ~ 0
PET10_N
Text Label 2350 4800 0 50 ~ 0
PET10_P
Text Label 2350 5150 0 50 ~ 0
PET11_N
Text Label 2350 5050 0 50 ~ 0
PET11_P
Text Label 2350 5400 0 50 ~ 0
PET12_N
Text Label 2350 5300 0 50 ~ 0
PET12_P
Text Label 2350 5650 0 50 ~ 0
PET13_N
Text Label 2350 5550 0 50 ~ 0
PET13_P
Text Label 2350 5900 0 50 ~ 0
PET14_N
Text Label 2350 5800 0 50 ~ 0
PET14_P
Text Label 2350 6150 0 50 ~ 0
PET15_N
Text Label 2350 6050 0 50 ~ 0
PET15_P
Text Label 1250 2400 2 50 ~ 0
PER0_N
Text Label 1250 2300 2 50 ~ 0
PER0_P
Text Label 1250 2650 2 50 ~ 0
PER1_N
Text Label 1250 2550 2 50 ~ 0
PER1_P
Text Label 1250 2900 2 50 ~ 0
PER2_N
Text Label 1250 2800 2 50 ~ 0
PER2_P
Text Label 1250 3150 2 50 ~ 0
PER3_N
Text Label 1250 3050 2 50 ~ 0
PER3_P
Text Label 1250 3400 2 50 ~ 0
PER4_N
Text Label 1250 3300 2 50 ~ 0
PER4_P
Text Label 1250 3650 2 50 ~ 0
PER5_N
Text Label 1250 3550 2 50 ~ 0
PER5_P
Text Label 1250 3900 2 50 ~ 0
PER6_N
Text Label 1250 3800 2 50 ~ 0
PER6_P
Text Label 1250 4150 2 50 ~ 0
PER7_N
Text Label 1250 4050 2 50 ~ 0
PER7_P
Text Label 1250 4400 2 50 ~ 0
PER8_N
Text Label 1250 4300 2 50 ~ 0
PER8_P
Text Label 1250 4650 2 50 ~ 0
PER9_N
Text Label 1250 4550 2 50 ~ 0
PER9_P
Text Label 1250 4900 2 50 ~ 0
PER10_N
Text Label 1250 4800 2 50 ~ 0
PER10_P
Text Label 1250 5150 2 50 ~ 0
PER11_N
Text Label 1250 5050 2 50 ~ 0
PER11_P
Text Label 1250 5400 2 50 ~ 0
PER12_N
Text Label 1250 5300 2 50 ~ 0
PER12_P
Text Label 1250 5650 2 50 ~ 0
PER13_N
Text Label 1250 5550 2 50 ~ 0
PER13_P
Text Label 1250 5900 2 50 ~ 0
PER14_N
Text Label 1250 5800 2 50 ~ 0
PER14_P
Text Label 1250 6150 2 50 ~ 0
PER15_N
Text Label 1250 6050 2 50 ~ 0
PER15_P
Wire Wire Line
1250 6150 1350 6150
Wire Wire Line
1250 6050 1350 6050
Wire Wire Line
1250 5900 1350 5900
Wire Wire Line
1250 5800 1350 5800
Wire Wire Line
1250 5650 1350 5650
Wire Wire Line
1250 5550 1350 5550
Wire Wire Line
1250 5400 1350 5400
Wire Wire Line
1250 5300 1350 5300
Wire Wire Line
2250 6150 2350 6150
Wire Wire Line
2250 6050 2350 6050
Wire Wire Line
2250 5900 2350 5900
Wire Wire Line
2250 5800 2350 5800
Wire Wire Line
2250 5650 2350 5650
Wire Wire Line
2250 5550 2350 5550
Wire Wire Line
2250 5400 2350 5400
Wire Wire Line
2250 5300 2350 5300
Wire Wire Line
2250 5150 2350 5150
Wire Wire Line
2250 5050 2350 5050
Wire Wire Line
2250 4900 2350 4900
Wire Wire Line
2250 4800 2350 4800
Wire Wire Line
1250 5150 1350 5150
Wire Wire Line
1250 5050 1350 5050
Wire Wire Line
1250 4900 1350 4900
Wire Wire Line
1250 4800 1350 4800
Wire Wire Line
1250 4650 1350 4650
Wire Wire Line
1250 4550 1350 4550
Wire Wire Line
1250 4400 1350 4400
Wire Wire Line
1250 4300 1350 4300
Wire Wire Line
2250 4650 2350 4650
Wire Wire Line
2250 4550 2350 4550
Wire Wire Line
2250 4400 2350 4400
Wire Wire Line
2250 4300 2350 4300
Wire Wire Line
2250 4150 2350 4150
Wire Wire Line
2250 4050 2350 4050
Wire Wire Line
2250 3900 2350 3900
Wire Wire Line
2250 3800 2350 3800
Wire Wire Line
2250 3650 2350 3650
Wire Wire Line
2250 3550 2350 3550
Wire Wire Line
2250 3400 2350 3400
Wire Wire Line
2250 3300 2350 3300
Wire Wire Line
2250 3150 2350 3150
Wire Wire Line
2250 3050 2350 3050
Wire Wire Line
2250 2900 2350 2900
Wire Wire Line
2250 2800 2350 2800
Wire Wire Line
1250 4150 1350 4150
Wire Wire Line
1250 4050 1350 4050
Wire Wire Line
1250 3900 1350 3900
Wire Wire Line
1250 3800 1350 3800
Wire Wire Line
1250 3650 1350 3650
Wire Wire Line
1250 3550 1350 3550
Wire Wire Line
1250 3400 1350 3400
Wire Wire Line
1250 3300 1350 3300
Wire Wire Line
1250 3150 1350 3150
Wire Wire Line
1250 3050 1350 3050
Wire Wire Line
1250 2900 1350 2900
Wire Wire Line
1250 2800 1350 2800
Wire Wire Line
1250 2650 1350 2650
Wire Wire Line
1250 2550 1350 2550
Wire Wire Line
1250 2400 1350 2400
Wire Wire Line
1250 2300 1350 2300
Wire Wire Line
2250 2650 2350 2650
Wire Wire Line
2250 2550 2350 2550
Wire Wire Line
2250 2400 2350 2400
Wire Wire Line
2250 2300 2350 2300
Text Label 2350 2000 0 50 ~ 0
REFCLK+
Text Label 2350 2100 0 50 ~ 0
REFCLK-
Text Label 2350 1850 0 50 ~ 0
~PERST
Text Label 2350 1700 0 50 ~ 0
~TRST
Text Label 2350 1600 0 50 ~ 0
TDI
Text Label 2350 1500 0 50 ~ 0
TCK
Text Label 2350 1400 0 50 ~ 0
TMS
Text Label 1250 2000 2 50 ~ 0
SMCLK
Text Label 1250 2100 2 50 ~ 0
SMDAT
Text Label 1250 1850 2 50 ~ 0
~WAKE
Text Label 1250 1700 2 50 ~ 0
TDO
Text Label 1250 1150 2 50 ~ 0
~PRSNT1
Text Label 1250 1250 2 50 ~ 0
~PRSNT2x1
Text Label 1250 1350 2 50 ~ 0
~PRSNT2x4
Text Label 1250 1450 2 50 ~ 0
~PRSNT2x8
Text Label 1250 1550 2 50 ~ 0
~PRSNT2x16
Wire Wire Line
1250 2100 1350 2100
Wire Wire Line
1250 2000 1350 2000
Wire Wire Line
2250 2100 2350 2100
Wire Wire Line
2250 2000 2350 2000
Wire Wire Line
2250 1700 2350 1700
Wire Wire Line
2250 1600 2350 1600
Wire Wire Line
2250 1500 2350 1500
Wire Wire Line
2250 1400 2350 1400
Wire Wire Line
1250 1550 1350 1550
Wire Wire Line
1250 1450 1350 1450
Wire Wire Line
1250 1350 1350 1350
Wire Wire Line
1250 1250 1350 1250
Wire Wire Line
1250 1700 1350 1700
Wire Wire Line
1250 1850 1350 1850
Wire Wire Line
1250 1150 1350 1150
Wire Wire Line
2250 1850 2350 1850
$EndSCHEMATC

View File

@ -0,0 +1,89 @@
EESchema Schematic File Version 4
LIBS:PCIexpress_x16_low-cache
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 19 34
Title "PCIexpress_x16_low"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:C C?
U 1 1 5DAB6859
P 6300 3200
AR Path="/5D508B15/5DAB6859" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB6859" Ref="C1" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB6859" Ref="C3" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB6859" Ref="C5" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB6859" Ref="C7" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB6859" Ref="C9" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB6859" Ref="C11" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB6859" Ref="C13" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB6859" Ref="C15" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB6859" Ref="C17" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB6859" Ref="C19" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB6859" Ref="C21" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB6859" Ref="C23" Part="1"
AR Path="/5D508B15/5DC10432/5DAB6859" Ref="C25" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB6859" Ref="C27" Part="1"
AR Path="/5D508B15/5DC10446/5DAB6859" Ref="C29" Part="1"
AR Path="/5D508B15/5DC10450/5DAB6859" Ref="C31" Part="1"
F 0 "C1" V 6048 3200 50 0000 C CNN
F 1 "100n" V 6139 3200 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3050 50 0001 C CNN
F 3 "~" H 6300 3200 50 0001 C CNN
1 6300 3200
0 1 1 0
$EndComp
$Comp
L Device:C C?
U 1 1 5DAB685F
P 6300 3700
AR Path="/5D508B15/5DAB685F" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB685F" Ref="C2" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB685F" Ref="C4" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB685F" Ref="C6" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB685F" Ref="C8" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB685F" Ref="C10" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB685F" Ref="C12" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB685F" Ref="C14" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB685F" Ref="C16" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB685F" Ref="C18" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB685F" Ref="C20" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB685F" Ref="C22" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB685F" Ref="C24" Part="1"
AR Path="/5D508B15/5DC10432/5DAB685F" Ref="C26" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB685F" Ref="C28" Part="1"
AR Path="/5D508B15/5DC10446/5DAB685F" Ref="C30" Part="1"
AR Path="/5D508B15/5DC10450/5DAB685F" Ref="C32" Part="1"
F 0 "C2" V 6048 3700 50 0000 C CNN
F 1 "100n" V 6139 3700 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3550 50 0001 C CNN
F 3 "~" H 6300 3700 50 0001 C CNN
1 6300 3700
0 -1 1 0
$EndComp
Wire Wire Line
6450 3200 6550 3200
Wire Wire Line
6450 3700 6550 3700
Wire Wire Line
6150 3200 6050 3200
Wire Wire Line
6150 3700 6050 3700
Text HLabel 6550 3200 2 50 Input ~ 0
IN+
Text HLabel 6050 3200 0 50 Output ~ 0
OUT+
Text HLabel 6050 3700 0 50 Output ~ 0
OUT-
Text HLabel 6550 3700 2 50 Input ~ 0
IN-
$EndSCHEMATC

View File

@ -0,0 +1,3 @@
(fp_lib_table
(lib (name PCIexpress)(type KiCad)(uri ${KIPRJMOD}/../Library/PCIexpress.pretty)(options "")(descr ""))
)

View File

@ -0,0 +1,3 @@
(sym_lib_table
(lib (name PCIexpress)(type Legacy)(uri ${KIPRJMOD}/../Library/PCIexpress.lib)(options "")(descr ""))
)

155
PCIexpress_x16_low/term.sch Normal file
View File

@ -0,0 +1,155 @@
EESchema Schematic File Version 4
LIBS:PCIexpress_x16_low-cache
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 18 34
Title "PCIexpress_x16_low"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:R R1
U 1 1 5D52DCBC
P 4750 3800
AR Path="/5D508B15/5D516DFB/5D52DCBC" Ref="R1" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52DCBC" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52DCBC" Ref="R3" Part="1"
AR Path="/5D508B15/5D761049/5D52DCBC" Ref="R5" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52DCBC" Ref="R7" Part="1"
AR Path="/5D508B15/5D87B438/5D52DCBC" Ref="R9" Part="1"
AR Path="/5D508B15/5D87B440/5D52DCBC" Ref="R11" Part="1"
AR Path="/5D508B15/5D87B446/5D52DCBC" Ref="R13" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52DCBC" Ref="R15" Part="1"
AR Path="/5D508B15/5D9667F2/5D52DCBC" Ref="R17" Part="1"
AR Path="/5D508B15/5D9667FA/5D52DCBC" Ref="R19" Part="1"
AR Path="/5D508B15/5D9E5907/5D52DCBC" Ref="R21" Part="1"
AR Path="/5D508B15/5D9E590D/5D52DCBC" Ref="R23" Part="1"
AR Path="/5D508B15/5D9E5913/5D52DCBC" Ref="R25" Part="1"
AR Path="/5D508B15/5D9E5919/5D52DCBC" Ref="R27" Part="1"
AR Path="/5D508B15/5D9E5923/5D52DCBC" Ref="R29" Part="1"
AR Path="/5D508B15/5D9E5929/5D52DCBC" Ref="R31" Part="1"
F 0 "R31" H 4820 3846 50 0000 L CNN
F 1 "49.9" H 4820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 4680 3800 50 0001 C CNN
F 3 "~" H 4750 3800 50 0001 C CNN
1 4750 3800
1 0 0 -1
$EndComp
$Comp
L Device:R R2
U 1 1 5D52E298
P 5750 3800
AR Path="/5D508B15/5D516DFB/5D52E298" Ref="R2" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E298" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E298" Ref="R4" Part="1"
AR Path="/5D508B15/5D761049/5D52E298" Ref="R6" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E298" Ref="R8" Part="1"
AR Path="/5D508B15/5D87B438/5D52E298" Ref="R10" Part="1"
AR Path="/5D508B15/5D87B440/5D52E298" Ref="R12" Part="1"
AR Path="/5D508B15/5D87B446/5D52E298" Ref="R14" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E298" Ref="R16" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E298" Ref="R18" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E298" Ref="R20" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E298" Ref="R22" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E298" Ref="R24" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E298" Ref="R26" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E298" Ref="R28" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E298" Ref="R30" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E298" Ref="R32" Part="1"
F 0 "R32" H 5820 3846 50 0000 L CNN
F 1 "49.9" H 5820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 5680 3800 50 0001 C CNN
F 3 "~" H 5750 3800 50 0001 C CNN
1 5750 3800
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0109
U 1 1 5D52E619
P 4750 4050
AR Path="/5D508B15/5D516DFB/5D52E619" Ref="#PWR0109" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E619" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E619" Ref="#PWR0111" Part="1"
AR Path="/5D508B15/5D761049/5D52E619" Ref="#PWR0113" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E619" Ref="#PWR0115" Part="1"
AR Path="/5D508B15/5D87B438/5D52E619" Ref="#PWR0117" Part="1"
AR Path="/5D508B15/5D87B440/5D52E619" Ref="#PWR0119" Part="1"
AR Path="/5D508B15/5D87B446/5D52E619" Ref="#PWR0121" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E619" Ref="#PWR0123" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E619" Ref="#PWR0125" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E619" Ref="#PWR0127" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E619" Ref="#PWR0129" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E619" Ref="#PWR0131" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E619" Ref="#PWR0133" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E619" Ref="#PWR0135" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E619" Ref="#PWR0137" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E619" Ref="#PWR0139" Part="1"
F 0 "#PWR0139" H 4750 3800 50 0001 C CNN
F 1 "GND" H 4755 3877 50 0000 C CNN
F 2 "" H 4750 4050 50 0001 C CNN
F 3 "" H 4750 4050 50 0001 C CNN
1 4750 4050
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0110
U 1 1 5D52EC15
P 5750 4050
AR Path="/5D508B15/5D516DFB/5D52EC15" Ref="#PWR0110" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52EC15" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52EC15" Ref="#PWR0112" Part="1"
AR Path="/5D508B15/5D761049/5D52EC15" Ref="#PWR0114" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52EC15" Ref="#PWR0116" Part="1"
AR Path="/5D508B15/5D87B438/5D52EC15" Ref="#PWR0118" Part="1"
AR Path="/5D508B15/5D87B440/5D52EC15" Ref="#PWR0120" Part="1"
AR Path="/5D508B15/5D87B446/5D52EC15" Ref="#PWR0122" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52EC15" Ref="#PWR0124" Part="1"
AR Path="/5D508B15/5D9667F2/5D52EC15" Ref="#PWR0126" Part="1"
AR Path="/5D508B15/5D9667FA/5D52EC15" Ref="#PWR0128" Part="1"
AR Path="/5D508B15/5D9E5907/5D52EC15" Ref="#PWR0130" Part="1"
AR Path="/5D508B15/5D9E590D/5D52EC15" Ref="#PWR0132" Part="1"
AR Path="/5D508B15/5D9E5913/5D52EC15" Ref="#PWR0134" Part="1"
AR Path="/5D508B15/5D9E5919/5D52EC15" Ref="#PWR0136" Part="1"
AR Path="/5D508B15/5D9E5923/5D52EC15" Ref="#PWR0138" Part="1"
AR Path="/5D508B15/5D9E5929/5D52EC15" Ref="#PWR0140" Part="1"
F 0 "#PWR0140" H 5750 3800 50 0001 C CNN
F 1 "GND" H 5755 3877 50 0000 C CNN
F 2 "" H 5750 4050 50 0001 C CNN
F 3 "" H 5750 4050 50 0001 C CNN
1 5750 4050
1 0 0 -1
$EndComp
Wire Wire Line
4750 3950 4750 4050
Wire Wire Line
5750 3950 5750 4050
Text HLabel 5850 3550 2 50 Input ~ 0
IN+
Text HLabel 4850 3550 2 50 Input ~ 0
IN-
Text HLabel 5650 3550 0 50 Output ~ 0
OUT+
Text HLabel 4650 3550 0 50 Output ~ 0
OUT-
Wire Wire Line
5750 3650 5750 3550
Wire Wire Line
5650 3550 5750 3550
Connection ~ 5750 3550
Wire Wire Line
5750 3550 5850 3550
Wire Wire Line
4650 3550 4750 3550
Wire Wire Line
4750 3650 4750 3550
Connection ~ 4750 3550
Wire Wire Line
4750 3550 4850 3550
$EndSCHEMATC

25
PCIexpress_x1_full/.gitignore vendored Normal file
View File

@ -0,0 +1,25 @@
# For PCBs designed using KiCad: http://www.kicad-pcb.org/
# Format documentation: http://kicad-pcb.org/help/file-formats/
# Temporary files
*.000
*.bak
*.bck
*.kicad_pcb-bak
*~
_autosave-*
*.tmp
*-save.pro
*-save.kicad_pcb
fp-info-cache
# Netlist files (exported from Eeschema)
*.net
# Autorouter files (exported from Pcbnew)
*.dsn
*.ses
# Exported BOM files
*.xml
*.csv

View File

@ -0,0 +1,316 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 8268 11693 portrait
encoding utf-8
Sheet 2 4
Title "PCIexpress_x1_full"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L PCIexpress:PCIexpress_bracket J1
U 1 1 5D51ADA7
P 2200 10750
F 0 "J1" H 2225 10796 50 0000 L CNN
F 1 "PCIexpress_bracket" H 2225 10705 50 0000 L CNN
F 2 "PCIexpress:PCIexpress_bracket_full" H 2200 10750 50 0001 C CNN
F 3 "" H 2200 10750 50 0001 C CNN
1 2200 10750
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0101
U 1 1 5D51ADB3
P 3450 2900
F 0 "#PWR0101" H 3450 2650 50 0001 C CNN
F 1 "GND" H 3455 2727 50 0000 C CNN
F 2 "" H 3450 2900 50 0001 C CNN
F 3 "" H 3450 2900 50 0001 C CNN
1 3450 2900
-1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0102
U 1 1 5D51ADB9
P 4850 2900
F 0 "#PWR0102" H 4850 2650 50 0001 C CNN
F 1 "GND" H 4855 2727 50 0000 C CNN
F 2 "" H 4850 2900 50 0001 C CNN
F 3 "" H 4850 2900 50 0001 C CNN
1 4850 2900
-1 0 0 -1
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE8A
P 3350 1700
AR Path="/5D51AE8A" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE8A" Ref="#PWR0103" Part="1"
F 0 "#PWR0103" H 3350 1550 50 0001 C CNN
F 1 "+3.3V" V 3365 1828 50 0000 L CNN
F 2 "" H 3350 1700 50 0001 C CNN
F 3 "" H 3350 1700 50 0001 C CNN
1 3350 1700
0 -1 -1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE90
P 4950 1800
AR Path="/5D51AE90" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE90" Ref="#PWR0104" Part="1"
F 0 "#PWR0104" H 4950 1650 50 0001 C CNN
F 1 "+3.3V" V 4965 1928 50 0000 L CNN
F 2 "" H 4950 1800 50 0001 C CNN
F 3 "" H 4950 1800 50 0001 C CNN
1 4950 1800
0 1 1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE96
P 4950 1900
AR Path="/5D51AE96" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE96" Ref="#PWR0105" Part="1"
F 0 "#PWR0105" H 4950 1750 50 0001 C CNN
F 1 "+3.3V" V 4965 2028 50 0000 L CNN
F 2 "" H 4950 1900 50 0001 C CNN
F 3 "" H 4950 1900 50 0001 C CNN
1 4950 1900
0 1 1 0
$EndComp
$Comp
L power:+3.3VA #PWR?
U 1 1 5D51AE9C
P 3350 1900
AR Path="/5D51AE9C" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE9C" Ref="#PWR0106" Part="1"
F 0 "#PWR0106" H 3350 1750 50 0001 C CNN
F 1 "+3.3VA" V 3365 2027 50 0000 L CNN
F 2 "" H 3350 1900 50 0001 C CNN
F 3 "" H 3350 1900 50 0001 C CNN
1 3350 1900
0 -1 -1 0
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA2
P 3450 900
AR Path="/5D51AEA2" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA2" Ref="#PWR0107" Part="1"
F 0 "#PWR0107" H 3450 750 50 0001 C CNN
F 1 "+12V" H 3465 1073 50 0000 C CNN
F 2 "" H 3450 900 50 0001 C CNN
F 3 "" H 3450 900 50 0001 C CNN
1 3450 900
1 0 0 -1
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA8
P 4850 900
AR Path="/5D51AEA8" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA8" Ref="#PWR0108" Part="1"
F 0 "#PWR0108" H 4850 750 50 0001 C CNN
F 1 "+12V" H 4865 1073 50 0000 C CNN
F 2 "" H 4850 900 50 0001 C CNN
F 3 "" H 4850 900 50 0001 C CNN
1 4850 900
1 0 0 -1
$EndComp
Text HLabel 2000 2400 0 50 Output ~ 0
PET0_P
Text HLabel 2000 2500 0 50 Output ~ 0
PET0_N
Text HLabel 4950 2300 2 50 Output ~ 0
REFCLK+
Text HLabel 4950 2400 2 50 Output ~ 0
REFCLK-
Text Notes 2800 2150 2 50 ~ 0
From mainboard transmitter to add-in card receiver\nPlace termination resistors here if necessary
Text HLabel 4950 1600 2 50 Input ~ 0
TDO
Text HLabel 4950 1700 2 50 Output ~ 0
TMS
Text HLabel 4950 1500 2 50 Output ~ 0
TDI
Text HLabel 4950 1400 2 50 Output ~ 0
TCK
Text HLabel 3350 2000 0 50 Input ~ 0
~WAKE
Text HLabel 3350 1800 0 50 Output ~ 0
~TRST
Text HLabel 3350 1400 0 50 BiDi ~ 0
SMCLK
Text HLabel 3350 1500 0 50 BiDi ~ 0
SMDAT
Text HLabel 4950 2000 2 50 Output ~ 0
~PERST
Text HLabel 4950 1000 2 50 UnSpc ~ 0
~PRSNT1
Text HLabel 3350 2700 0 50 UnSpc ~ 0
~PRSNT2x1
$Sheet
S 2100 2350 500 200
U 5D516DFB
F0 "term" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 2400 50
F3 "IN-" I R 2600 2500 50
F4 "OUT+" O L 2100 2400 50
F5 "OUT-" O L 2100 2500 50
$EndSheet
Wire Wire Line
3450 1300 3550 1300
Wire Wire Line
3550 1600 3450 1600
Connection ~ 3450 1600
Wire Wire Line
3450 1600 3450 1300
Wire Wire Line
3550 2300 3450 2300
Connection ~ 3450 2300
Wire Wire Line
3450 2300 3450 1600
Wire Wire Line
3550 2600 3450 2600
Connection ~ 3450 2600
Wire Wire Line
3450 2600 3450 2300
Wire Wire Line
3550 2800 3450 2800
Wire Wire Line
3450 2800 3450 2600
Wire Wire Line
4850 1300 4750 1300
Wire Wire Line
4850 1300 4850 2200
Wire Wire Line
4750 2200 4850 2200
Connection ~ 4850 2200
Wire Wire Line
4850 2200 4850 2500
Wire Wire Line
4750 2500 4850 2500
Connection ~ 4850 2500
Wire Wire Line
4850 2500 4850 2800
Wire Wire Line
4750 2800 4850 2800
Wire Wire Line
4750 1000 4950 1000
Wire Wire Line
4850 900 4850 1100
Wire Wire Line
4850 1100 4750 1100
Wire Wire Line
4750 1200 4850 1200
Wire Wire Line
4850 1200 4850 1100
Connection ~ 4850 1100
Wire Wire Line
3550 1200 3450 1200
Wire Wire Line
3450 1200 3450 1100
Wire Wire Line
3550 1000 3450 1000
Connection ~ 3450 1000
Wire Wire Line
3450 1000 3450 900
Connection ~ 3450 1100
Wire Wire Line
3450 1100 3450 1000
Wire Wire Line
3450 1100 3550 1100
Wire Wire Line
3350 1700 3550 1700
Wire Wire Line
4750 1800 4950 1800
Wire Wire Line
4750 1900 4950 1900
Wire Wire Line
3350 1900 3550 1900
Wire Wire Line
2000 2400 2100 2400
Wire Wire Line
2000 2500 2100 2500
Wire Wire Line
4750 2300 4950 2300
Wire Wire Line
4750 2400 4950 2400
Wire Wire Line
4750 2600 5600 2600
Wire Wire Line
4750 2700 5600 2700
Wire Wire Line
4750 2000 4950 2000
Wire Wire Line
4750 1700 4950 1700
Wire Wire Line
4750 1600 4950 1600
Wire Wire Line
4750 1500 4950 1500
Wire Wire Line
4750 1400 4950 1400
Wire Wire Line
3350 1400 3550 1400
Wire Wire Line
3350 1500 3550 1500
Wire Wire Line
3350 1800 3550 1800
Wire Wire Line
3350 2000 3550 2000
Wire Wire Line
3550 2700 3350 2700
Wire Wire Line
2600 2400 3550 2400
Wire Wire Line
2600 2500 3550 2500
Wire Wire Line
6100 2700 6200 2700
Wire Wire Line
6100 2600 6200 2600
Text HLabel 6200 2700 2 50 Input ~ 0
PER0_N
Text HLabel 6200 2600 2 50 Input ~ 0
PER0_P
$Sheet
S 5600 2550 500 200
U 5DAB5272
F0 "decap" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 2600 50
F3 "OUT+" O L 5600 2600 50
F4 "OUT-" O L 5600 2700 50
F5 "IN-" I R 6100 2700 50
$EndSheet
Text Notes 5500 2200 0 50 ~ 0
From add-in card transmitter to mainboard receiver\nPlace AC coupling capacitors here if necessary
Text Label 4950 2700 0 50 ~ 0
_PER0_N
Text Label 4950 2600 0 50 ~ 0
_PER0_P
$Comp
L PCIexpress:PCIexpress_x1 J2
U 1 1 5D4FEBD7
P 4150 900
F 0 "J2" H 4150 1067 50 0000 C CNN
F 1 "PCIexpress_x1" H 4150 976 50 0000 C CNN
F 2 "PCIexpress:PCIexpress_x1" H 4150 -50 50 0001 C CNN
F 3 "" H 4150 -50 50 0001 C CNN
1 4150 900
1 0 0 -1
$EndComp
Wire Wire Line
3450 2900 3450 2800
Connection ~ 3450 2800
Wire Wire Line
4850 2900 4850 2800
Connection ~ 4850 2800
$EndSCHEMATC

View File

@ -0,0 +1,163 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_bracket
#
DEF PCIexpress_PCIexpress_bracket J 0 40 Y Y 1 F N
F0 "J" 0 0 50 H V C CNN
F1 "PCIexpress_PCIexpress_bracket" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
PCIexpress_bracket_*
$ENDFPLIST
DRAW
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_x1
#
DEF PCIexpress_PCIexpress_x1 J 0 40 Y Y 1 F N
F0 "J" 0 150 50 H V C CNN
F1 "PCIexpress_PCIexpress_x1" 0 50 50 H V C CNN
F2 "PCIexpress:PCIexpress_x1" 0 -950 50 H I C CNN
F3 "" 0 -950 50 H I C CNN
DRAW
T 0 0 -1150 50 0 0 0 notch Normal 0 C C
T 0 0 -1950 50 0 0 0 x1 Normal 0 C C
S 450 0 -450 -2000 1 1 10 f
P 2 0 1 0 450 -1200 -450 -1200 N
X ~PRSNT1 A1 600 -100 150 L 50 50 1 1 P
X +3.3V A10 600 -1000 150 L 50 50 1 1 w
X ~PERST A11 600 -1100 150 L 50 50 1 1 O
X GND A12 600 -1300 150 L 50 50 1 1 w
X REFCLK+ A13 600 -1400 150 L 50 50 1 1 O
X REFCLK- A14 600 -1500 150 L 50 50 1 1 O
X GND A15 600 -1600 150 L 50 50 1 1 w
X PERp0 A16 600 -1700 150 L 50 50 1 1 I
X PERn0 A17 600 -1800 150 L 50 50 1 1 I
X GND A18 600 -1900 150 L 50 50 1 1 w
X +12V A2 600 -200 150 L 50 50 1 1 w
X +12V A3 600 -300 150 L 50 50 1 1 w
X GND A4 600 -400 150 L 50 50 1 1 w
X TCK A5 600 -500 150 L 50 50 1 1 O
X TDI A6 600 -600 150 L 50 50 1 1 O
X TDO A7 600 -700 150 L 50 50 1 1 I
X TMS A8 600 -800 150 L 50 50 1 1 O
X +3.3V A9 600 -900 150 L 50 50 1 1 w
X +12V B1 -600 -100 150 R 50 50 1 1 w
X +3.3V_aux B10 -600 -1000 150 R 50 50 1 1 w
X ~WAKE B11 -600 -1100 150 R 50 50 1 1 C
X RSVD B12 -600 -1300 150 R 50 50 1 1 N
X GND B13 -600 -1400 150 R 50 50 1 1 w
X PETp0 B14 -600 -1500 150 R 50 50 1 1 O
X PETn0 B15 -600 -1600 150 R 50 50 1 1 O
X GND B16 -600 -1700 150 R 50 50 1 1 w
X ~PRSNT2 B17 -600 -1800 150 R 50 50 1 1 P
X GND B18 -600 -1900 150 R 50 50 1 1 w
X +12V B2 -600 -200 150 R 50 50 1 1 w
X +12V B3 -600 -300 150 R 50 50 1 1 w
X GND B4 -600 -400 150 R 50 50 1 1 w
X SMCLK B5 -600 -500 150 R 50 50 1 1 C
X SMDAT B6 -600 -600 150 R 50 50 1 1 C
X GND B7 -600 -700 150 R 50 50 1 1 w
X +3.3V B8 -600 -800 150 R 50 50 1 1 w
X ~TRST B9 -600 -900 150 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3VA
#
DEF power_+3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3VA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3.3VA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,294 @@
update=ven 26 lug 2019 22:25:34 CEST
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=
CopperLayerCount=4
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.08889999999999999
MinViaDiameter=0.45
MinViaDrill=0.2
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.0889
TrackWidth2=0.0889
TrackWidth3=0.127
TrackWidth4=0.2
ViaDiameter1=0.45
ViaDrill1=0.2
ViaDiameter2=0.45
ViaDrill2=0.2
ViaDiameter3=0.5
ViaDrill3=0.25
ViaDiameter4=0.55
ViaDrill4=0.3
dPairWidth1=0.2
dPairGap1=0.2
dPairViaGap1=0.25
dPairWidth2=0.2
dPairGap2=0.2
dPairViaGap2=0.2
SilkLineWidth=0.12
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.05
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0.051
SolderMaskMinWidth=0.25
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=1
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=1
Enabled=1
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=1
Enabled=1
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=1
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.0889
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/1]
Name=Diff-100-PCIe
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/2]
Name=JLC2313-100d-3.5
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.0889
dPairGap=0.1016
dPairViaGap=0.25
[pcbnew/Netclasses/3]
Name=JLC2313-100d-4
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.1016
dPairGap=0.127
dPairViaGap=0.25
[pcbnew/Netclasses/4]
Name=JLC7628-100d-8
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2032
dPairGap=0.2032
dPairViaGap=0.25

View File

@ -0,0 +1,122 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title "PCIexpress_x1_full"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Label 2350 2400 0 50 ~ 0
PET0_N
Text Label 2350 2300 0 50 ~ 0
PET0_P
Wire Wire Line
2250 2400 2350 2400
Wire Wire Line
2250 2300 2350 2300
Text Label 2350 2000 0 50 ~ 0
REFCLK+
Text Label 2350 2100 0 50 ~ 0
REFCLK-
Text Label 2350 1850 0 50 ~ 0
~PERST
Text Label 2350 1700 0 50 ~ 0
~TRST
Text Label 2350 1600 0 50 ~ 0
TDI
Text Label 2350 1500 0 50 ~ 0
TCK
Text Label 2350 1400 0 50 ~ 0
TMS
Text Label 1250 2000 2 50 ~ 0
SMCLK
Text Label 1250 2100 2 50 ~ 0
SMDAT
Text Label 1250 1850 2 50 ~ 0
~WAKE
Text Label 1250 1700 2 50 ~ 0
TDO
Text Label 1250 1150 2 50 ~ 0
~PRSNT1
Text Label 1250 1250 2 50 ~ 0
~PRSNT2x1
Text Label 1250 1350 2 50 ~ 0
~PRSNT2x4
Text Label 1250 1450 2 50 ~ 0
~PRSNT2x8
Text Label 1250 1550 2 50 ~ 0
~PRSNT2x16
Wire Wire Line
1250 2100 1350 2100
Wire Wire Line
1250 2000 1350 2000
Wire Wire Line
2250 2100 2350 2100
Wire Wire Line
2250 2000 2350 2000
Wire Wire Line
2250 1700 2350 1700
Wire Wire Line
2250 1600 2350 1600
Wire Wire Line
2250 1500 2350 1500
Wire Wire Line
2250 1400 2350 1400
Wire Wire Line
1250 1550 1350 1550
Wire Wire Line
1250 1450 1350 1450
Wire Wire Line
1250 1350 1350 1350
Wire Wire Line
1250 1250 1350 1250
Wire Wire Line
1250 1700 1350 1700
Wire Wire Line
1250 1850 1350 1850
Wire Wire Line
1250 1150 1350 1150
Wire Wire Line
2250 1850 2350 1850
Wire Wire Line
1250 2300 1350 2300
Wire Wire Line
1250 2400 1350 2400
Text Label 1250 2300 2 50 ~ 0
PER0_P
Text Label 1250 2400 2 50 ~ 0
PER0_N
$Sheet
S 1350 1050 900 1450
U 5D508B15
F0 "PCIexpress_connector" 50
F1 "PCIexpress_connector.sch" 50
F2 "PET0_P" O R 2250 2300 50
F3 "PET0_N" O R 2250 2400 50
F4 "REFCLK+" O R 2250 2000 50
F5 "REFCLK-" O R 2250 2100 50
F6 "~PRSNT2x16" U L 1350 1550 50
F7 "TDO" I L 1350 1700 50
F8 "TMS" O R 2250 1400 50
F9 "TDI" O R 2250 1600 50
F10 "TCK" O R 2250 1500 50
F11 "~WAKE" I L 1350 1850 50
F12 "~TRST" O R 2250 1700 50
F13 "SMCLK" B L 1350 2000 50
F14 "SMDAT" B L 1350 2100 50
F15 "~PERST" O R 2250 1850 50
F16 "~PRSNT1" U L 1350 1150 50
F17 "~PRSNT2x8" U L 1350 1450 50
F18 "~PRSNT2x4" U L 1350 1350 50
F19 "~PRSNT2x1" U L 1350 1250 50
F20 "PER0_N" I L 1350 2400 50
F21 "PER0_P" I L 1350 2300 50
$EndSheet
$EndSCHEMATC

View File

@ -0,0 +1,88 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 4 4
Title "PCIexpress_x1_full"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:C C?
U 1 1 5DAB6859
P 6300 3200
AR Path="/5D508B15/5DAB6859" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB6859" Ref="C1" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB6859" Ref="C3" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB6859" Ref="C5" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB6859" Ref="C7" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB6859" Ref="C9" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB6859" Ref="C11" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB6859" Ref="C13" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB6859" Ref="C15" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB6859" Ref="C17" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB6859" Ref="C19" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB6859" Ref="C21" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB6859" Ref="C23" Part="1"
AR Path="/5D508B15/5DC10432/5DAB6859" Ref="C25" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB6859" Ref="C27" Part="1"
AR Path="/5D508B15/5DC10446/5DAB6859" Ref="C29" Part="1"
AR Path="/5D508B15/5DC10450/5DAB6859" Ref="C31" Part="1"
F 0 "C1" V 6048 3200 50 0000 C CNN
F 1 "100n" V 6139 3200 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3050 50 0001 C CNN
F 3 "~" H 6300 3200 50 0001 C CNN
1 6300 3200
0 1 1 0
$EndComp
$Comp
L Device:C C?
U 1 1 5DAB685F
P 6300 3700
AR Path="/5D508B15/5DAB685F" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB685F" Ref="C2" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB685F" Ref="C4" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB685F" Ref="C6" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB685F" Ref="C8" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB685F" Ref="C10" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB685F" Ref="C12" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB685F" Ref="C14" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB685F" Ref="C16" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB685F" Ref="C18" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB685F" Ref="C20" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB685F" Ref="C22" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB685F" Ref="C24" Part="1"
AR Path="/5D508B15/5DC10432/5DAB685F" Ref="C26" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB685F" Ref="C28" Part="1"
AR Path="/5D508B15/5DC10446/5DAB685F" Ref="C30" Part="1"
AR Path="/5D508B15/5DC10450/5DAB685F" Ref="C32" Part="1"
F 0 "C2" V 6048 3700 50 0000 C CNN
F 1 "100n" V 6139 3700 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3550 50 0001 C CNN
F 3 "~" H 6300 3700 50 0001 C CNN
1 6300 3700
0 -1 1 0
$EndComp
Wire Wire Line
6450 3200 6550 3200
Wire Wire Line
6450 3700 6550 3700
Wire Wire Line
6150 3200 6050 3200
Wire Wire Line
6150 3700 6050 3700
Text HLabel 6550 3200 2 50 Input ~ 0
IN+
Text HLabel 6050 3200 0 50 Output ~ 0
OUT+
Text HLabel 6050 3700 0 50 Output ~ 0
OUT-
Text HLabel 6550 3700 2 50 Input ~ 0
IN-
$EndSCHEMATC

View File

@ -0,0 +1,3 @@
(fp_lib_table
(lib (name PCIexpress)(type KiCad)(uri ${KIPRJMOD}/../Library/PCIexpress.pretty)(options "")(descr ""))
)

View File

@ -0,0 +1,3 @@
(sym_lib_table
(lib (name PCIexpress)(type Legacy)(uri ${KIPRJMOD}/../Library/PCIexpress.lib)(options "")(descr ""))
)

154
PCIexpress_x1_full/term.sch Normal file
View File

@ -0,0 +1,154 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 18 4
Title "PCIexpress_x1_full"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:R R1
U 1 1 5D52DCBC
P 4750 3800
AR Path="/5D508B15/5D516DFB/5D52DCBC" Ref="R1" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52DCBC" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52DCBC" Ref="R3" Part="1"
AR Path="/5D508B15/5D761049/5D52DCBC" Ref="R5" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52DCBC" Ref="R7" Part="1"
AR Path="/5D508B15/5D87B438/5D52DCBC" Ref="R9" Part="1"
AR Path="/5D508B15/5D87B440/5D52DCBC" Ref="R11" Part="1"
AR Path="/5D508B15/5D87B446/5D52DCBC" Ref="R13" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52DCBC" Ref="R15" Part="1"
AR Path="/5D508B15/5D9667F2/5D52DCBC" Ref="R17" Part="1"
AR Path="/5D508B15/5D9667FA/5D52DCBC" Ref="R19" Part="1"
AR Path="/5D508B15/5D9E5907/5D52DCBC" Ref="R21" Part="1"
AR Path="/5D508B15/5D9E590D/5D52DCBC" Ref="R23" Part="1"
AR Path="/5D508B15/5D9E5913/5D52DCBC" Ref="R25" Part="1"
AR Path="/5D508B15/5D9E5919/5D52DCBC" Ref="R27" Part="1"
AR Path="/5D508B15/5D9E5923/5D52DCBC" Ref="R29" Part="1"
AR Path="/5D508B15/5D9E5929/5D52DCBC" Ref="R31" Part="1"
F 0 "R1" H 4820 3846 50 0000 L CNN
F 1 "49.9" H 4820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 4680 3800 50 0001 C CNN
F 3 "~" H 4750 3800 50 0001 C CNN
1 4750 3800
1 0 0 -1
$EndComp
$Comp
L Device:R R2
U 1 1 5D52E298
P 5750 3800
AR Path="/5D508B15/5D516DFB/5D52E298" Ref="R2" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E298" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E298" Ref="R4" Part="1"
AR Path="/5D508B15/5D761049/5D52E298" Ref="R6" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E298" Ref="R8" Part="1"
AR Path="/5D508B15/5D87B438/5D52E298" Ref="R10" Part="1"
AR Path="/5D508B15/5D87B440/5D52E298" Ref="R12" Part="1"
AR Path="/5D508B15/5D87B446/5D52E298" Ref="R14" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E298" Ref="R16" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E298" Ref="R18" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E298" Ref="R20" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E298" Ref="R22" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E298" Ref="R24" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E298" Ref="R26" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E298" Ref="R28" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E298" Ref="R30" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E298" Ref="R32" Part="1"
F 0 "R2" H 5820 3846 50 0000 L CNN
F 1 "49.9" H 5820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 5680 3800 50 0001 C CNN
F 3 "~" H 5750 3800 50 0001 C CNN
1 5750 3800
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0109
U 1 1 5D52E619
P 4750 4050
AR Path="/5D508B15/5D516DFB/5D52E619" Ref="#PWR0109" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E619" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E619" Ref="#PWR0111" Part="1"
AR Path="/5D508B15/5D761049/5D52E619" Ref="#PWR0113" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E619" Ref="#PWR0115" Part="1"
AR Path="/5D508B15/5D87B438/5D52E619" Ref="#PWR0117" Part="1"
AR Path="/5D508B15/5D87B440/5D52E619" Ref="#PWR0119" Part="1"
AR Path="/5D508B15/5D87B446/5D52E619" Ref="#PWR0121" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E619" Ref="#PWR0123" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E619" Ref="#PWR0125" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E619" Ref="#PWR0127" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E619" Ref="#PWR0129" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E619" Ref="#PWR0131" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E619" Ref="#PWR0133" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E619" Ref="#PWR0135" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E619" Ref="#PWR0137" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E619" Ref="#PWR0139" Part="1"
F 0 "#PWR0109" H 4750 3800 50 0001 C CNN
F 1 "GND" H 4755 3877 50 0000 C CNN
F 2 "" H 4750 4050 50 0001 C CNN
F 3 "" H 4750 4050 50 0001 C CNN
1 4750 4050
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0110
U 1 1 5D52EC15
P 5750 4050
AR Path="/5D508B15/5D516DFB/5D52EC15" Ref="#PWR0110" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52EC15" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52EC15" Ref="#PWR0112" Part="1"
AR Path="/5D508B15/5D761049/5D52EC15" Ref="#PWR0114" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52EC15" Ref="#PWR0116" Part="1"
AR Path="/5D508B15/5D87B438/5D52EC15" Ref="#PWR0118" Part="1"
AR Path="/5D508B15/5D87B440/5D52EC15" Ref="#PWR0120" Part="1"
AR Path="/5D508B15/5D87B446/5D52EC15" Ref="#PWR0122" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52EC15" Ref="#PWR0124" Part="1"
AR Path="/5D508B15/5D9667F2/5D52EC15" Ref="#PWR0126" Part="1"
AR Path="/5D508B15/5D9667FA/5D52EC15" Ref="#PWR0128" Part="1"
AR Path="/5D508B15/5D9E5907/5D52EC15" Ref="#PWR0130" Part="1"
AR Path="/5D508B15/5D9E590D/5D52EC15" Ref="#PWR0132" Part="1"
AR Path="/5D508B15/5D9E5913/5D52EC15" Ref="#PWR0134" Part="1"
AR Path="/5D508B15/5D9E5919/5D52EC15" Ref="#PWR0136" Part="1"
AR Path="/5D508B15/5D9E5923/5D52EC15" Ref="#PWR0138" Part="1"
AR Path="/5D508B15/5D9E5929/5D52EC15" Ref="#PWR0140" Part="1"
F 0 "#PWR0110" H 5750 3800 50 0001 C CNN
F 1 "GND" H 5755 3877 50 0000 C CNN
F 2 "" H 5750 4050 50 0001 C CNN
F 3 "" H 5750 4050 50 0001 C CNN
1 5750 4050
1 0 0 -1
$EndComp
Wire Wire Line
4750 3950 4750 4050
Wire Wire Line
5750 3950 5750 4050
Text HLabel 5850 3550 2 50 Input ~ 0
IN+
Text HLabel 4850 3550 2 50 Input ~ 0
IN-
Text HLabel 5650 3550 0 50 Output ~ 0
OUT+
Text HLabel 4650 3550 0 50 Output ~ 0
OUT-
Wire Wire Line
5750 3650 5750 3550
Wire Wire Line
5650 3550 5750 3550
Connection ~ 5750 3550
Wire Wire Line
5750 3550 5850 3550
Wire Wire Line
4650 3550 4750 3550
Wire Wire Line
4750 3650 4750 3550
Connection ~ 4750 3550
Wire Wire Line
4750 3550 4850 3550
$EndSCHEMATC

25
PCIexpress_x1_half/.gitignore vendored Normal file
View File

@ -0,0 +1,25 @@
# For PCBs designed using KiCad: http://www.kicad-pcb.org/
# Format documentation: http://kicad-pcb.org/help/file-formats/
# Temporary files
*.000
*.bak
*.bck
*.kicad_pcb-bak
*~
_autosave-*
*.tmp
*-save.pro
*-save.kicad_pcb
fp-info-cache
# Netlist files (exported from Eeschema)
*.net
# Autorouter files (exported from Pcbnew)
*.dsn
*.ses
# Exported BOM files
*.xml
*.csv

View File

@ -0,0 +1,316 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 8268 11693 portrait
encoding utf-8
Sheet 2 4
Title "PCIexpress_x1_half"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L PCIexpress:PCIexpress_bracket J1
U 1 1 5D51ADA7
P 2200 10750
F 0 "J1" H 2225 10796 50 0000 L CNN
F 1 "PCIexpress_bracket" H 2225 10705 50 0000 L CNN
F 2 "PCIexpress:PCIexpress_bracket_full" H 2200 10750 50 0001 C CNN
F 3 "" H 2200 10750 50 0001 C CNN
1 2200 10750
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0101
U 1 1 5D51ADB3
P 3450 2900
F 0 "#PWR0101" H 3450 2650 50 0001 C CNN
F 1 "GND" H 3455 2727 50 0000 C CNN
F 2 "" H 3450 2900 50 0001 C CNN
F 3 "" H 3450 2900 50 0001 C CNN
1 3450 2900
-1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0102
U 1 1 5D51ADB9
P 4850 2900
F 0 "#PWR0102" H 4850 2650 50 0001 C CNN
F 1 "GND" H 4855 2727 50 0000 C CNN
F 2 "" H 4850 2900 50 0001 C CNN
F 3 "" H 4850 2900 50 0001 C CNN
1 4850 2900
-1 0 0 -1
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE8A
P 3350 1700
AR Path="/5D51AE8A" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE8A" Ref="#PWR0103" Part="1"
F 0 "#PWR0103" H 3350 1550 50 0001 C CNN
F 1 "+3.3V" V 3365 1828 50 0000 L CNN
F 2 "" H 3350 1700 50 0001 C CNN
F 3 "" H 3350 1700 50 0001 C CNN
1 3350 1700
0 -1 -1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE90
P 4950 1800
AR Path="/5D51AE90" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE90" Ref="#PWR0104" Part="1"
F 0 "#PWR0104" H 4950 1650 50 0001 C CNN
F 1 "+3.3V" V 4965 1928 50 0000 L CNN
F 2 "" H 4950 1800 50 0001 C CNN
F 3 "" H 4950 1800 50 0001 C CNN
1 4950 1800
0 1 1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE96
P 4950 1900
AR Path="/5D51AE96" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE96" Ref="#PWR0105" Part="1"
F 0 "#PWR0105" H 4950 1750 50 0001 C CNN
F 1 "+3.3V" V 4965 2028 50 0000 L CNN
F 2 "" H 4950 1900 50 0001 C CNN
F 3 "" H 4950 1900 50 0001 C CNN
1 4950 1900
0 1 1 0
$EndComp
$Comp
L power:+3.3VA #PWR?
U 1 1 5D51AE9C
P 3350 1900
AR Path="/5D51AE9C" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE9C" Ref="#PWR0106" Part="1"
F 0 "#PWR0106" H 3350 1750 50 0001 C CNN
F 1 "+3.3VA" V 3365 2027 50 0000 L CNN
F 2 "" H 3350 1900 50 0001 C CNN
F 3 "" H 3350 1900 50 0001 C CNN
1 3350 1900
0 -1 -1 0
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA2
P 3450 900
AR Path="/5D51AEA2" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA2" Ref="#PWR0107" Part="1"
F 0 "#PWR0107" H 3450 750 50 0001 C CNN
F 1 "+12V" H 3465 1073 50 0000 C CNN
F 2 "" H 3450 900 50 0001 C CNN
F 3 "" H 3450 900 50 0001 C CNN
1 3450 900
1 0 0 -1
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA8
P 4850 900
AR Path="/5D51AEA8" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA8" Ref="#PWR0108" Part="1"
F 0 "#PWR0108" H 4850 750 50 0001 C CNN
F 1 "+12V" H 4865 1073 50 0000 C CNN
F 2 "" H 4850 900 50 0001 C CNN
F 3 "" H 4850 900 50 0001 C CNN
1 4850 900
1 0 0 -1
$EndComp
Text HLabel 2000 2400 0 50 Output ~ 0
PET0_P
Text HLabel 2000 2500 0 50 Output ~ 0
PET0_N
Text HLabel 4950 2300 2 50 Output ~ 0
REFCLK+
Text HLabel 4950 2400 2 50 Output ~ 0
REFCLK-
Text Notes 2800 2150 2 50 ~ 0
From mainboard transmitter to add-in card receiver\nPlace termination resistors here if necessary
Text HLabel 4950 1600 2 50 Input ~ 0
TDO
Text HLabel 4950 1700 2 50 Output ~ 0
TMS
Text HLabel 4950 1500 2 50 Output ~ 0
TDI
Text HLabel 4950 1400 2 50 Output ~ 0
TCK
Text HLabel 3350 2000 0 50 Input ~ 0
~WAKE
Text HLabel 3350 1800 0 50 Output ~ 0
~TRST
Text HLabel 3350 1400 0 50 BiDi ~ 0
SMCLK
Text HLabel 3350 1500 0 50 BiDi ~ 0
SMDAT
Text HLabel 4950 2000 2 50 Output ~ 0
~PERST
Text HLabel 4950 1000 2 50 UnSpc ~ 0
~PRSNT1
Text HLabel 3350 2700 0 50 UnSpc ~ 0
~PRSNT2x1
$Sheet
S 2100 2350 500 200
U 5D516DFB
F0 "term" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 2400 50
F3 "IN-" I R 2600 2500 50
F4 "OUT+" O L 2100 2400 50
F5 "OUT-" O L 2100 2500 50
$EndSheet
Wire Wire Line
3450 1300 3550 1300
Wire Wire Line
3550 1600 3450 1600
Connection ~ 3450 1600
Wire Wire Line
3450 1600 3450 1300
Wire Wire Line
3550 2300 3450 2300
Connection ~ 3450 2300
Wire Wire Line
3450 2300 3450 1600
Wire Wire Line
3550 2600 3450 2600
Connection ~ 3450 2600
Wire Wire Line
3450 2600 3450 2300
Wire Wire Line
3550 2800 3450 2800
Wire Wire Line
3450 2800 3450 2600
Wire Wire Line
4850 1300 4750 1300
Wire Wire Line
4850 1300 4850 2200
Wire Wire Line
4750 2200 4850 2200
Connection ~ 4850 2200
Wire Wire Line
4850 2200 4850 2500
Wire Wire Line
4750 2500 4850 2500
Connection ~ 4850 2500
Wire Wire Line
4850 2500 4850 2800
Wire Wire Line
4750 2800 4850 2800
Wire Wire Line
4750 1000 4950 1000
Wire Wire Line
4850 900 4850 1100
Wire Wire Line
4850 1100 4750 1100
Wire Wire Line
4750 1200 4850 1200
Wire Wire Line
4850 1200 4850 1100
Connection ~ 4850 1100
Wire Wire Line
3550 1200 3450 1200
Wire Wire Line
3450 1200 3450 1100
Wire Wire Line
3550 1000 3450 1000
Connection ~ 3450 1000
Wire Wire Line
3450 1000 3450 900
Connection ~ 3450 1100
Wire Wire Line
3450 1100 3450 1000
Wire Wire Line
3450 1100 3550 1100
Wire Wire Line
3350 1700 3550 1700
Wire Wire Line
4750 1800 4950 1800
Wire Wire Line
4750 1900 4950 1900
Wire Wire Line
3350 1900 3550 1900
Wire Wire Line
2000 2400 2100 2400
Wire Wire Line
2000 2500 2100 2500
Wire Wire Line
4750 2300 4950 2300
Wire Wire Line
4750 2400 4950 2400
Wire Wire Line
4750 2600 5600 2600
Wire Wire Line
4750 2700 5600 2700
Wire Wire Line
4750 2000 4950 2000
Wire Wire Line
4750 1700 4950 1700
Wire Wire Line
4750 1600 4950 1600
Wire Wire Line
4750 1500 4950 1500
Wire Wire Line
4750 1400 4950 1400
Wire Wire Line
3350 1400 3550 1400
Wire Wire Line
3350 1500 3550 1500
Wire Wire Line
3350 1800 3550 1800
Wire Wire Line
3350 2000 3550 2000
Wire Wire Line
3550 2700 3350 2700
Wire Wire Line
2600 2400 3550 2400
Wire Wire Line
2600 2500 3550 2500
Wire Wire Line
6100 2700 6200 2700
Wire Wire Line
6100 2600 6200 2600
Text HLabel 6200 2700 2 50 Input ~ 0
PER0_N
Text HLabel 6200 2600 2 50 Input ~ 0
PER0_P
$Sheet
S 5600 2550 500 200
U 5DAB5272
F0 "decap" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 2600 50
F3 "OUT+" O L 5600 2600 50
F4 "OUT-" O L 5600 2700 50
F5 "IN-" I R 6100 2700 50
$EndSheet
Text Notes 5500 2200 0 50 ~ 0
From add-in card transmitter to mainboard receiver\nPlace AC coupling capacitors here if necessary
Text Label 4950 2700 0 50 ~ 0
_PER0_N
Text Label 4950 2600 0 50 ~ 0
_PER0_P
$Comp
L PCIexpress:PCIexpress_x1 J2
U 1 1 5D4FEBD7
P 4150 900
F 0 "J2" H 4150 1067 50 0000 C CNN
F 1 "PCIexpress_x1" H 4150 976 50 0000 C CNN
F 2 "PCIexpress:PCIexpress_x1" H 4150 -50 50 0001 C CNN
F 3 "" H 4150 -50 50 0001 C CNN
1 4150 900
1 0 0 -1
$EndComp
Wire Wire Line
3450 2900 3450 2800
Connection ~ 3450 2800
Wire Wire Line
4850 2900 4850 2800
Connection ~ 4850 2800
$EndSCHEMATC

View File

@ -0,0 +1,163 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_bracket
#
DEF PCIexpress_PCIexpress_bracket J 0 40 Y Y 1 F N
F0 "J" 0 0 50 H V C CNN
F1 "PCIexpress_PCIexpress_bracket" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
PCIexpress_bracket_*
$ENDFPLIST
DRAW
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_x1
#
DEF PCIexpress_PCIexpress_x1 J 0 40 Y Y 1 F N
F0 "J" 0 150 50 H V C CNN
F1 "PCIexpress_PCIexpress_x1" 0 50 50 H V C CNN
F2 "PCIexpress:PCIexpress_x1" 0 -950 50 H I C CNN
F3 "" 0 -950 50 H I C CNN
DRAW
T 0 0 -1150 50 0 0 0 notch Normal 0 C C
T 0 0 -1950 50 0 0 0 x1 Normal 0 C C
S 450 0 -450 -2000 1 1 10 f
P 2 0 1 0 450 -1200 -450 -1200 N
X ~PRSNT1 A1 600 -100 150 L 50 50 1 1 P
X +3.3V A10 600 -1000 150 L 50 50 1 1 w
X ~PERST A11 600 -1100 150 L 50 50 1 1 O
X GND A12 600 -1300 150 L 50 50 1 1 w
X REFCLK+ A13 600 -1400 150 L 50 50 1 1 O
X REFCLK- A14 600 -1500 150 L 50 50 1 1 O
X GND A15 600 -1600 150 L 50 50 1 1 w
X PERp0 A16 600 -1700 150 L 50 50 1 1 I
X PERn0 A17 600 -1800 150 L 50 50 1 1 I
X GND A18 600 -1900 150 L 50 50 1 1 w
X +12V A2 600 -200 150 L 50 50 1 1 w
X +12V A3 600 -300 150 L 50 50 1 1 w
X GND A4 600 -400 150 L 50 50 1 1 w
X TCK A5 600 -500 150 L 50 50 1 1 O
X TDI A6 600 -600 150 L 50 50 1 1 O
X TDO A7 600 -700 150 L 50 50 1 1 I
X TMS A8 600 -800 150 L 50 50 1 1 O
X +3.3V A9 600 -900 150 L 50 50 1 1 w
X +12V B1 -600 -100 150 R 50 50 1 1 w
X +3.3V_aux B10 -600 -1000 150 R 50 50 1 1 w
X ~WAKE B11 -600 -1100 150 R 50 50 1 1 C
X RSVD B12 -600 -1300 150 R 50 50 1 1 N
X GND B13 -600 -1400 150 R 50 50 1 1 w
X PETp0 B14 -600 -1500 150 R 50 50 1 1 O
X PETn0 B15 -600 -1600 150 R 50 50 1 1 O
X GND B16 -600 -1700 150 R 50 50 1 1 w
X ~PRSNT2 B17 -600 -1800 150 R 50 50 1 1 P
X GND B18 -600 -1900 150 R 50 50 1 1 w
X +12V B2 -600 -200 150 R 50 50 1 1 w
X +12V B3 -600 -300 150 R 50 50 1 1 w
X GND B4 -600 -400 150 R 50 50 1 1 w
X SMCLK B5 -600 -500 150 R 50 50 1 1 C
X SMDAT B6 -600 -600 150 R 50 50 1 1 C
X GND B7 -600 -700 150 R 50 50 1 1 w
X +3.3V B8 -600 -800 150 R 50 50 1 1 w
X ~TRST B9 -600 -900 150 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3VA
#
DEF power_+3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3VA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3.3VA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,294 @@
update=ven 26 lug 2019 22:25:34 CEST
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=
CopperLayerCount=4
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.08889999999999999
MinViaDiameter=0.45
MinViaDrill=0.2
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.0889
TrackWidth2=0.0889
TrackWidth3=0.127
TrackWidth4=0.2
ViaDiameter1=0.45
ViaDrill1=0.2
ViaDiameter2=0.45
ViaDrill2=0.2
ViaDiameter3=0.5
ViaDrill3=0.25
ViaDiameter4=0.55
ViaDrill4=0.3
dPairWidth1=0.2
dPairGap1=0.2
dPairViaGap1=0.25
dPairWidth2=0.2
dPairGap2=0.2
dPairViaGap2=0.2
SilkLineWidth=0.12
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.05
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0.051
SolderMaskMinWidth=0.25
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=1
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=1
Enabled=1
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=1
Enabled=1
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=1
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.0889
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/1]
Name=Diff-100-PCIe
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/2]
Name=JLC2313-100d-3.5
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.0889
dPairGap=0.1016
dPairViaGap=0.25
[pcbnew/Netclasses/3]
Name=JLC2313-100d-4
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.1016
dPairGap=0.127
dPairViaGap=0.25
[pcbnew/Netclasses/4]
Name=JLC7628-100d-8
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2032
dPairGap=0.2032
dPairViaGap=0.25

View File

@ -0,0 +1,122 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title "PCIexpress_x1_half"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Label 2350 2400 0 50 ~ 0
PET0_N
Text Label 2350 2300 0 50 ~ 0
PET0_P
Wire Wire Line
2250 2400 2350 2400
Wire Wire Line
2250 2300 2350 2300
Text Label 2350 2000 0 50 ~ 0
REFCLK+
Text Label 2350 2100 0 50 ~ 0
REFCLK-
Text Label 2350 1850 0 50 ~ 0
~PERST
Text Label 2350 1700 0 50 ~ 0
~TRST
Text Label 2350 1600 0 50 ~ 0
TDI
Text Label 2350 1500 0 50 ~ 0
TCK
Text Label 2350 1400 0 50 ~ 0
TMS
Text Label 1250 2000 2 50 ~ 0
SMCLK
Text Label 1250 2100 2 50 ~ 0
SMDAT
Text Label 1250 1850 2 50 ~ 0
~WAKE
Text Label 1250 1700 2 50 ~ 0
TDO
Text Label 1250 1150 2 50 ~ 0
~PRSNT1
Text Label 1250 1250 2 50 ~ 0
~PRSNT2x1
Text Label 1250 1350 2 50 ~ 0
~PRSNT2x4
Text Label 1250 1450 2 50 ~ 0
~PRSNT2x8
Text Label 1250 1550 2 50 ~ 0
~PRSNT2x16
Wire Wire Line
1250 2100 1350 2100
Wire Wire Line
1250 2000 1350 2000
Wire Wire Line
2250 2100 2350 2100
Wire Wire Line
2250 2000 2350 2000
Wire Wire Line
2250 1700 2350 1700
Wire Wire Line
2250 1600 2350 1600
Wire Wire Line
2250 1500 2350 1500
Wire Wire Line
2250 1400 2350 1400
Wire Wire Line
1250 1550 1350 1550
Wire Wire Line
1250 1450 1350 1450
Wire Wire Line
1250 1350 1350 1350
Wire Wire Line
1250 1250 1350 1250
Wire Wire Line
1250 1700 1350 1700
Wire Wire Line
1250 1850 1350 1850
Wire Wire Line
1250 1150 1350 1150
Wire Wire Line
2250 1850 2350 1850
Wire Wire Line
1250 2300 1350 2300
Wire Wire Line
1250 2400 1350 2400
Text Label 1250 2300 2 50 ~ 0
PER0_P
Text Label 1250 2400 2 50 ~ 0
PER0_N
$Sheet
S 1350 1050 900 1450
U 5D508B15
F0 "PCIexpress_connector" 50
F1 "PCIexpress_connector.sch" 50
F2 "PET0_P" O R 2250 2300 50
F3 "PET0_N" O R 2250 2400 50
F4 "REFCLK+" O R 2250 2000 50
F5 "REFCLK-" O R 2250 2100 50
F6 "~PRSNT2x16" U L 1350 1550 50
F7 "TDO" I L 1350 1700 50
F8 "TMS" O R 2250 1400 50
F9 "TDI" O R 2250 1600 50
F10 "TCK" O R 2250 1500 50
F11 "~WAKE" I L 1350 1850 50
F12 "~TRST" O R 2250 1700 50
F13 "SMCLK" B L 1350 2000 50
F14 "SMDAT" B L 1350 2100 50
F15 "~PERST" O R 2250 1850 50
F16 "~PRSNT1" U L 1350 1150 50
F17 "~PRSNT2x8" U L 1350 1450 50
F18 "~PRSNT2x4" U L 1350 1350 50
F19 "~PRSNT2x1" U L 1350 1250 50
F20 "PER0_N" I L 1350 2400 50
F21 "PER0_P" I L 1350 2300 50
$EndSheet
$EndSCHEMATC

View File

@ -0,0 +1,88 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 19 4
Title "PCIexpress_x1_half"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:C C?
U 1 1 5DAB6859
P 6300 3200
AR Path="/5D508B15/5DAB6859" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB6859" Ref="C1" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB6859" Ref="C3" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB6859" Ref="C5" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB6859" Ref="C7" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB6859" Ref="C9" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB6859" Ref="C11" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB6859" Ref="C13" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB6859" Ref="C15" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB6859" Ref="C17" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB6859" Ref="C19" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB6859" Ref="C21" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB6859" Ref="C23" Part="1"
AR Path="/5D508B15/5DC10432/5DAB6859" Ref="C25" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB6859" Ref="C27" Part="1"
AR Path="/5D508B15/5DC10446/5DAB6859" Ref="C29" Part="1"
AR Path="/5D508B15/5DC10450/5DAB6859" Ref="C31" Part="1"
F 0 "C1" V 6048 3200 50 0000 C CNN
F 1 "100n" V 6139 3200 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3050 50 0001 C CNN
F 3 "~" H 6300 3200 50 0001 C CNN
1 6300 3200
0 1 1 0
$EndComp
$Comp
L Device:C C?
U 1 1 5DAB685F
P 6300 3700
AR Path="/5D508B15/5DAB685F" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB685F" Ref="C2" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB685F" Ref="C4" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB685F" Ref="C6" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB685F" Ref="C8" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB685F" Ref="C10" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB685F" Ref="C12" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB685F" Ref="C14" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB685F" Ref="C16" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB685F" Ref="C18" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB685F" Ref="C20" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB685F" Ref="C22" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB685F" Ref="C24" Part="1"
AR Path="/5D508B15/5DC10432/5DAB685F" Ref="C26" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB685F" Ref="C28" Part="1"
AR Path="/5D508B15/5DC10446/5DAB685F" Ref="C30" Part="1"
AR Path="/5D508B15/5DC10450/5DAB685F" Ref="C32" Part="1"
F 0 "C2" V 6048 3700 50 0000 C CNN
F 1 "100n" V 6139 3700 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3550 50 0001 C CNN
F 3 "~" H 6300 3700 50 0001 C CNN
1 6300 3700
0 -1 1 0
$EndComp
Wire Wire Line
6450 3200 6550 3200
Wire Wire Line
6450 3700 6550 3700
Wire Wire Line
6150 3200 6050 3200
Wire Wire Line
6150 3700 6050 3700
Text HLabel 6550 3200 2 50 Input ~ 0
IN+
Text HLabel 6050 3200 0 50 Output ~ 0
OUT+
Text HLabel 6050 3700 0 50 Output ~ 0
OUT-
Text HLabel 6550 3700 2 50 Input ~ 0
IN-
$EndSCHEMATC

View File

@ -0,0 +1,3 @@
(fp_lib_table
(lib (name PCIexpress)(type KiCad)(uri ${KIPRJMOD}/../Library/PCIexpress.pretty)(options "")(descr ""))
)

View File

@ -0,0 +1,3 @@
(sym_lib_table
(lib (name PCIexpress)(type Legacy)(uri ${KIPRJMOD}/../Library/PCIexpress.lib)(options "")(descr ""))
)

154
PCIexpress_x1_half/term.sch Normal file
View File

@ -0,0 +1,154 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 18 4
Title "PCIexpress_x1_half"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:R R1
U 1 1 5D52DCBC
P 4750 3800
AR Path="/5D508B15/5D516DFB/5D52DCBC" Ref="R1" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52DCBC" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52DCBC" Ref="R3" Part="1"
AR Path="/5D508B15/5D761049/5D52DCBC" Ref="R5" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52DCBC" Ref="R7" Part="1"
AR Path="/5D508B15/5D87B438/5D52DCBC" Ref="R9" Part="1"
AR Path="/5D508B15/5D87B440/5D52DCBC" Ref="R11" Part="1"
AR Path="/5D508B15/5D87B446/5D52DCBC" Ref="R13" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52DCBC" Ref="R15" Part="1"
AR Path="/5D508B15/5D9667F2/5D52DCBC" Ref="R17" Part="1"
AR Path="/5D508B15/5D9667FA/5D52DCBC" Ref="R19" Part="1"
AR Path="/5D508B15/5D9E5907/5D52DCBC" Ref="R21" Part="1"
AR Path="/5D508B15/5D9E590D/5D52DCBC" Ref="R23" Part="1"
AR Path="/5D508B15/5D9E5913/5D52DCBC" Ref="R25" Part="1"
AR Path="/5D508B15/5D9E5919/5D52DCBC" Ref="R27" Part="1"
AR Path="/5D508B15/5D9E5923/5D52DCBC" Ref="R29" Part="1"
AR Path="/5D508B15/5D9E5929/5D52DCBC" Ref="R31" Part="1"
F 0 "R31" H 4820 3846 50 0000 L CNN
F 1 "49.9" H 4820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 4680 3800 50 0001 C CNN
F 3 "~" H 4750 3800 50 0001 C CNN
1 4750 3800
1 0 0 -1
$EndComp
$Comp
L Device:R R2
U 1 1 5D52E298
P 5750 3800
AR Path="/5D508B15/5D516DFB/5D52E298" Ref="R2" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E298" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E298" Ref="R4" Part="1"
AR Path="/5D508B15/5D761049/5D52E298" Ref="R6" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E298" Ref="R8" Part="1"
AR Path="/5D508B15/5D87B438/5D52E298" Ref="R10" Part="1"
AR Path="/5D508B15/5D87B440/5D52E298" Ref="R12" Part="1"
AR Path="/5D508B15/5D87B446/5D52E298" Ref="R14" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E298" Ref="R16" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E298" Ref="R18" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E298" Ref="R20" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E298" Ref="R22" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E298" Ref="R24" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E298" Ref="R26" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E298" Ref="R28" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E298" Ref="R30" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E298" Ref="R32" Part="1"
F 0 "R32" H 5820 3846 50 0000 L CNN
F 1 "49.9" H 5820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 5680 3800 50 0001 C CNN
F 3 "~" H 5750 3800 50 0001 C CNN
1 5750 3800
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0109
U 1 1 5D52E619
P 4750 4050
AR Path="/5D508B15/5D516DFB/5D52E619" Ref="#PWR0109" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E619" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E619" Ref="#PWR0111" Part="1"
AR Path="/5D508B15/5D761049/5D52E619" Ref="#PWR0113" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E619" Ref="#PWR0115" Part="1"
AR Path="/5D508B15/5D87B438/5D52E619" Ref="#PWR0117" Part="1"
AR Path="/5D508B15/5D87B440/5D52E619" Ref="#PWR0119" Part="1"
AR Path="/5D508B15/5D87B446/5D52E619" Ref="#PWR0121" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E619" Ref="#PWR0123" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E619" Ref="#PWR0125" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E619" Ref="#PWR0127" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E619" Ref="#PWR0129" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E619" Ref="#PWR0131" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E619" Ref="#PWR0133" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E619" Ref="#PWR0135" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E619" Ref="#PWR0137" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E619" Ref="#PWR0139" Part="1"
F 0 "#PWR0139" H 4750 3800 50 0001 C CNN
F 1 "GND" H 4755 3877 50 0000 C CNN
F 2 "" H 4750 4050 50 0001 C CNN
F 3 "" H 4750 4050 50 0001 C CNN
1 4750 4050
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0110
U 1 1 5D52EC15
P 5750 4050
AR Path="/5D508B15/5D516DFB/5D52EC15" Ref="#PWR0110" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52EC15" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52EC15" Ref="#PWR0112" Part="1"
AR Path="/5D508B15/5D761049/5D52EC15" Ref="#PWR0114" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52EC15" Ref="#PWR0116" Part="1"
AR Path="/5D508B15/5D87B438/5D52EC15" Ref="#PWR0118" Part="1"
AR Path="/5D508B15/5D87B440/5D52EC15" Ref="#PWR0120" Part="1"
AR Path="/5D508B15/5D87B446/5D52EC15" Ref="#PWR0122" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52EC15" Ref="#PWR0124" Part="1"
AR Path="/5D508B15/5D9667F2/5D52EC15" Ref="#PWR0126" Part="1"
AR Path="/5D508B15/5D9667FA/5D52EC15" Ref="#PWR0128" Part="1"
AR Path="/5D508B15/5D9E5907/5D52EC15" Ref="#PWR0130" Part="1"
AR Path="/5D508B15/5D9E590D/5D52EC15" Ref="#PWR0132" Part="1"
AR Path="/5D508B15/5D9E5913/5D52EC15" Ref="#PWR0134" Part="1"
AR Path="/5D508B15/5D9E5919/5D52EC15" Ref="#PWR0136" Part="1"
AR Path="/5D508B15/5D9E5923/5D52EC15" Ref="#PWR0138" Part="1"
AR Path="/5D508B15/5D9E5929/5D52EC15" Ref="#PWR0140" Part="1"
F 0 "#PWR0140" H 5750 3800 50 0001 C CNN
F 1 "GND" H 5755 3877 50 0000 C CNN
F 2 "" H 5750 4050 50 0001 C CNN
F 3 "" H 5750 4050 50 0001 C CNN
1 5750 4050
1 0 0 -1
$EndComp
Wire Wire Line
4750 3950 4750 4050
Wire Wire Line
5750 3950 5750 4050
Text HLabel 5850 3550 2 50 Input ~ 0
IN+
Text HLabel 4850 3550 2 50 Input ~ 0
IN-
Text HLabel 5650 3550 0 50 Output ~ 0
OUT+
Text HLabel 4650 3550 0 50 Output ~ 0
OUT-
Wire Wire Line
5750 3650 5750 3550
Wire Wire Line
5650 3550 5750 3550
Connection ~ 5750 3550
Wire Wire Line
5750 3550 5850 3550
Wire Wire Line
4650 3550 4750 3550
Wire Wire Line
4750 3650 4750 3550
Connection ~ 4750 3550
Wire Wire Line
4750 3550 4850 3550
$EndSCHEMATC

25
PCIexpress_x1_low/.gitignore vendored Normal file
View File

@ -0,0 +1,25 @@
# For PCBs designed using KiCad: http://www.kicad-pcb.org/
# Format documentation: http://kicad-pcb.org/help/file-formats/
# Temporary files
*.000
*.bak
*.bck
*.kicad_pcb-bak
*~
_autosave-*
*.tmp
*-save.pro
*-save.kicad_pcb
fp-info-cache
# Netlist files (exported from Eeschema)
*.net
# Autorouter files (exported from Pcbnew)
*.dsn
*.ses
# Exported BOM files
*.xml
*.csv

View File

@ -0,0 +1,316 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 8268 11693 portrait
encoding utf-8
Sheet 2 4
Title "PCIexpress_x1_low"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L PCIexpress:PCIexpress_bracket J1
U 1 1 5D51ADA7
P 2200 10750
F 0 "J1" H 2225 10796 50 0000 L CNN
F 1 "PCIexpress_bracket" H 2225 10705 50 0000 L CNN
F 2 "PCIexpress:PCIexpress_bracket_low" H 2200 10750 50 0001 C CNN
F 3 "" H 2200 10750 50 0001 C CNN
1 2200 10750
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0101
U 1 1 5D51ADB3
P 3450 2900
F 0 "#PWR0101" H 3450 2650 50 0001 C CNN
F 1 "GND" H 3455 2727 50 0000 C CNN
F 2 "" H 3450 2900 50 0001 C CNN
F 3 "" H 3450 2900 50 0001 C CNN
1 3450 2900
-1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0102
U 1 1 5D51ADB9
P 4850 2900
F 0 "#PWR0102" H 4850 2650 50 0001 C CNN
F 1 "GND" H 4855 2727 50 0000 C CNN
F 2 "" H 4850 2900 50 0001 C CNN
F 3 "" H 4850 2900 50 0001 C CNN
1 4850 2900
-1 0 0 -1
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE8A
P 3350 1700
AR Path="/5D51AE8A" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE8A" Ref="#PWR0103" Part="1"
F 0 "#PWR0103" H 3350 1550 50 0001 C CNN
F 1 "+3.3V" V 3365 1828 50 0000 L CNN
F 2 "" H 3350 1700 50 0001 C CNN
F 3 "" H 3350 1700 50 0001 C CNN
1 3350 1700
0 -1 -1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE90
P 4950 1800
AR Path="/5D51AE90" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE90" Ref="#PWR0104" Part="1"
F 0 "#PWR0104" H 4950 1650 50 0001 C CNN
F 1 "+3.3V" V 4965 1928 50 0000 L CNN
F 2 "" H 4950 1800 50 0001 C CNN
F 3 "" H 4950 1800 50 0001 C CNN
1 4950 1800
0 1 1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE96
P 4950 1900
AR Path="/5D51AE96" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE96" Ref="#PWR0105" Part="1"
F 0 "#PWR0105" H 4950 1750 50 0001 C CNN
F 1 "+3.3V" V 4965 2028 50 0000 L CNN
F 2 "" H 4950 1900 50 0001 C CNN
F 3 "" H 4950 1900 50 0001 C CNN
1 4950 1900
0 1 1 0
$EndComp
$Comp
L power:+3.3VA #PWR?
U 1 1 5D51AE9C
P 3350 1900
AR Path="/5D51AE9C" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE9C" Ref="#PWR0106" Part="1"
F 0 "#PWR0106" H 3350 1750 50 0001 C CNN
F 1 "+3.3VA" V 3365 2027 50 0000 L CNN
F 2 "" H 3350 1900 50 0001 C CNN
F 3 "" H 3350 1900 50 0001 C CNN
1 3350 1900
0 -1 -1 0
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA2
P 3450 900
AR Path="/5D51AEA2" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA2" Ref="#PWR0107" Part="1"
F 0 "#PWR0107" H 3450 750 50 0001 C CNN
F 1 "+12V" H 3465 1073 50 0000 C CNN
F 2 "" H 3450 900 50 0001 C CNN
F 3 "" H 3450 900 50 0001 C CNN
1 3450 900
1 0 0 -1
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA8
P 4850 900
AR Path="/5D51AEA8" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA8" Ref="#PWR0108" Part="1"
F 0 "#PWR0108" H 4850 750 50 0001 C CNN
F 1 "+12V" H 4865 1073 50 0000 C CNN
F 2 "" H 4850 900 50 0001 C CNN
F 3 "" H 4850 900 50 0001 C CNN
1 4850 900
1 0 0 -1
$EndComp
Text HLabel 2000 2400 0 50 Output ~ 0
PET0_P
Text HLabel 2000 2500 0 50 Output ~ 0
PET0_N
Text HLabel 4950 2300 2 50 Output ~ 0
REFCLK+
Text HLabel 4950 2400 2 50 Output ~ 0
REFCLK-
Text Notes 2800 2150 2 50 ~ 0
From mainboard transmitter to add-in card receiver\nPlace termination resistors here if necessary
Text HLabel 4950 1600 2 50 Input ~ 0
TDO
Text HLabel 4950 1700 2 50 Output ~ 0
TMS
Text HLabel 4950 1500 2 50 Output ~ 0
TDI
Text HLabel 4950 1400 2 50 Output ~ 0
TCK
Text HLabel 3350 2000 0 50 Input ~ 0
~WAKE
Text HLabel 3350 1800 0 50 Output ~ 0
~TRST
Text HLabel 3350 1400 0 50 BiDi ~ 0
SMCLK
Text HLabel 3350 1500 0 50 BiDi ~ 0
SMDAT
Text HLabel 4950 2000 2 50 Output ~ 0
~PERST
Text HLabel 4950 1000 2 50 UnSpc ~ 0
~PRSNT1
Text HLabel 3350 2700 0 50 UnSpc ~ 0
~PRSNT2x1
$Sheet
S 2100 2350 500 200
U 5D516DFB
F0 "term" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 2400 50
F3 "IN-" I R 2600 2500 50
F4 "OUT+" O L 2100 2400 50
F5 "OUT-" O L 2100 2500 50
$EndSheet
Wire Wire Line
3450 1300 3550 1300
Wire Wire Line
3550 1600 3450 1600
Connection ~ 3450 1600
Wire Wire Line
3450 1600 3450 1300
Wire Wire Line
3550 2300 3450 2300
Connection ~ 3450 2300
Wire Wire Line
3450 2300 3450 1600
Wire Wire Line
3550 2600 3450 2600
Connection ~ 3450 2600
Wire Wire Line
3450 2600 3450 2300
Wire Wire Line
3550 2800 3450 2800
Wire Wire Line
3450 2800 3450 2600
Wire Wire Line
4850 1300 4750 1300
Wire Wire Line
4850 1300 4850 2200
Wire Wire Line
4750 2200 4850 2200
Connection ~ 4850 2200
Wire Wire Line
4850 2200 4850 2500
Wire Wire Line
4750 2500 4850 2500
Connection ~ 4850 2500
Wire Wire Line
4850 2500 4850 2800
Wire Wire Line
4750 2800 4850 2800
Wire Wire Line
4750 1000 4950 1000
Wire Wire Line
4850 900 4850 1100
Wire Wire Line
4850 1100 4750 1100
Wire Wire Line
4750 1200 4850 1200
Wire Wire Line
4850 1200 4850 1100
Connection ~ 4850 1100
Wire Wire Line
3550 1200 3450 1200
Wire Wire Line
3450 1200 3450 1100
Wire Wire Line
3550 1000 3450 1000
Connection ~ 3450 1000
Wire Wire Line
3450 1000 3450 900
Connection ~ 3450 1100
Wire Wire Line
3450 1100 3450 1000
Wire Wire Line
3450 1100 3550 1100
Wire Wire Line
3350 1700 3550 1700
Wire Wire Line
4750 1800 4950 1800
Wire Wire Line
4750 1900 4950 1900
Wire Wire Line
3350 1900 3550 1900
Wire Wire Line
2000 2400 2100 2400
Wire Wire Line
2000 2500 2100 2500
Wire Wire Line
4750 2300 4950 2300
Wire Wire Line
4750 2400 4950 2400
Wire Wire Line
4750 2600 5600 2600
Wire Wire Line
4750 2700 5600 2700
Wire Wire Line
4750 2000 4950 2000
Wire Wire Line
4750 1700 4950 1700
Wire Wire Line
4750 1600 4950 1600
Wire Wire Line
4750 1500 4950 1500
Wire Wire Line
4750 1400 4950 1400
Wire Wire Line
3350 1400 3550 1400
Wire Wire Line
3350 1500 3550 1500
Wire Wire Line
3350 1800 3550 1800
Wire Wire Line
3350 2000 3550 2000
Wire Wire Line
3550 2700 3350 2700
Wire Wire Line
2600 2400 3550 2400
Wire Wire Line
2600 2500 3550 2500
Wire Wire Line
6100 2700 6200 2700
Wire Wire Line
6100 2600 6200 2600
Text HLabel 6200 2700 2 50 Input ~ 0
PER0_N
Text HLabel 6200 2600 2 50 Input ~ 0
PER0_P
$Sheet
S 5600 2550 500 200
U 5DAB5272
F0 "decap" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 2600 50
F3 "OUT+" O L 5600 2600 50
F4 "OUT-" O L 5600 2700 50
F5 "IN-" I R 6100 2700 50
$EndSheet
Text Notes 5500 2200 0 50 ~ 0
From add-in card transmitter to mainboard receiver\nPlace AC coupling capacitors here if necessary
Text Label 4950 2700 0 50 ~ 0
_PER0_N
Text Label 4950 2600 0 50 ~ 0
_PER0_P
$Comp
L PCIexpress:PCIexpress_x1 J2
U 1 1 5D4FEBD7
P 4150 900
F 0 "J2" H 4150 1067 50 0000 C CNN
F 1 "PCIexpress_x1" H 4150 976 50 0000 C CNN
F 2 "PCIexpress:PCIexpress_x1" H 4150 -50 50 0001 C CNN
F 3 "" H 4150 -50 50 0001 C CNN
1 4150 900
1 0 0 -1
$EndComp
Wire Wire Line
3450 2900 3450 2800
Connection ~ 3450 2800
Wire Wire Line
4850 2900 4850 2800
Connection ~ 4850 2800
$EndSCHEMATC

View File

@ -0,0 +1,163 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_bracket
#
DEF PCIexpress_PCIexpress_bracket J 0 40 Y Y 1 F N
F0 "J" 0 0 50 H V C CNN
F1 "PCIexpress_PCIexpress_bracket" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
PCIexpress_bracket_*
$ENDFPLIST
DRAW
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_x1
#
DEF PCIexpress_PCIexpress_x1 J 0 40 Y Y 1 F N
F0 "J" 0 150 50 H V C CNN
F1 "PCIexpress_PCIexpress_x1" 0 50 50 H V C CNN
F2 "PCIexpress:PCIexpress_x1" 0 -950 50 H I C CNN
F3 "" 0 -950 50 H I C CNN
DRAW
T 0 0 -1150 50 0 0 0 notch Normal 0 C C
T 0 0 -1950 50 0 0 0 x1 Normal 0 C C
S 450 0 -450 -2000 1 1 10 f
P 2 0 1 0 450 -1200 -450 -1200 N
X ~PRSNT1 A1 600 -100 150 L 50 50 1 1 P
X +3.3V A10 600 -1000 150 L 50 50 1 1 w
X ~PERST A11 600 -1100 150 L 50 50 1 1 O
X GND A12 600 -1300 150 L 50 50 1 1 w
X REFCLK+ A13 600 -1400 150 L 50 50 1 1 O
X REFCLK- A14 600 -1500 150 L 50 50 1 1 O
X GND A15 600 -1600 150 L 50 50 1 1 w
X PERp0 A16 600 -1700 150 L 50 50 1 1 I
X PERn0 A17 600 -1800 150 L 50 50 1 1 I
X GND A18 600 -1900 150 L 50 50 1 1 w
X +12V A2 600 -200 150 L 50 50 1 1 w
X +12V A3 600 -300 150 L 50 50 1 1 w
X GND A4 600 -400 150 L 50 50 1 1 w
X TCK A5 600 -500 150 L 50 50 1 1 O
X TDI A6 600 -600 150 L 50 50 1 1 O
X TDO A7 600 -700 150 L 50 50 1 1 I
X TMS A8 600 -800 150 L 50 50 1 1 O
X +3.3V A9 600 -900 150 L 50 50 1 1 w
X +12V B1 -600 -100 150 R 50 50 1 1 w
X +3.3V_aux B10 -600 -1000 150 R 50 50 1 1 w
X ~WAKE B11 -600 -1100 150 R 50 50 1 1 C
X RSVD B12 -600 -1300 150 R 50 50 1 1 N
X GND B13 -600 -1400 150 R 50 50 1 1 w
X PETp0 B14 -600 -1500 150 R 50 50 1 1 O
X PETn0 B15 -600 -1600 150 R 50 50 1 1 O
X GND B16 -600 -1700 150 R 50 50 1 1 w
X ~PRSNT2 B17 -600 -1800 150 R 50 50 1 1 P
X GND B18 -600 -1900 150 R 50 50 1 1 w
X +12V B2 -600 -200 150 R 50 50 1 1 w
X +12V B3 -600 -300 150 R 50 50 1 1 w
X GND B4 -600 -400 150 R 50 50 1 1 w
X SMCLK B5 -600 -500 150 R 50 50 1 1 C
X SMDAT B6 -600 -600 150 R 50 50 1 1 C
X GND B7 -600 -700 150 R 50 50 1 1 w
X +3.3V B8 -600 -800 150 R 50 50 1 1 w
X ~TRST B9 -600 -900 150 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3VA
#
DEF power_+3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3VA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3.3VA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,294 @@
update=ven 26 lug 2019 22:25:34 CEST
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=
CopperLayerCount=4
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.08889999999999999
MinViaDiameter=0.45
MinViaDrill=0.2
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.0889
TrackWidth2=0.0889
TrackWidth3=0.127
TrackWidth4=0.2
ViaDiameter1=0.45
ViaDrill1=0.2
ViaDiameter2=0.45
ViaDrill2=0.2
ViaDiameter3=0.5
ViaDrill3=0.25
ViaDiameter4=0.55
ViaDrill4=0.3
dPairWidth1=0.2
dPairGap1=0.2
dPairViaGap1=0.25
dPairWidth2=0.2
dPairGap2=0.2
dPairViaGap2=0.2
SilkLineWidth=0.12
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.05
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0.051
SolderMaskMinWidth=0.25
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=1
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=1
Enabled=1
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=1
Enabled=1
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=1
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.0889
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/1]
Name=Diff-100-PCIe
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/2]
Name=JLC2313-100d-3.5
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.0889
dPairGap=0.1016
dPairViaGap=0.25
[pcbnew/Netclasses/3]
Name=JLC2313-100d-4
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.1016
dPairGap=0.127
dPairViaGap=0.25
[pcbnew/Netclasses/4]
Name=JLC7628-100d-8
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2032
dPairGap=0.2032
dPairViaGap=0.25

View File

@ -0,0 +1,122 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 4
Title "PCIexpress_x1_low"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Label 2350 2400 0 50 ~ 0
PET0_N
Text Label 2350 2300 0 50 ~ 0
PET0_P
Wire Wire Line
2250 2400 2350 2400
Wire Wire Line
2250 2300 2350 2300
Text Label 2350 2000 0 50 ~ 0
REFCLK+
Text Label 2350 2100 0 50 ~ 0
REFCLK-
Text Label 2350 1850 0 50 ~ 0
~PERST
Text Label 2350 1700 0 50 ~ 0
~TRST
Text Label 2350 1600 0 50 ~ 0
TDI
Text Label 2350 1500 0 50 ~ 0
TCK
Text Label 2350 1400 0 50 ~ 0
TMS
Text Label 1250 2000 2 50 ~ 0
SMCLK
Text Label 1250 2100 2 50 ~ 0
SMDAT
Text Label 1250 1850 2 50 ~ 0
~WAKE
Text Label 1250 1700 2 50 ~ 0
TDO
Text Label 1250 1150 2 50 ~ 0
~PRSNT1
Text Label 1250 1250 2 50 ~ 0
~PRSNT2x1
Text Label 1250 1350 2 50 ~ 0
~PRSNT2x4
Text Label 1250 1450 2 50 ~ 0
~PRSNT2x8
Text Label 1250 1550 2 50 ~ 0
~PRSNT2x16
Wire Wire Line
1250 2100 1350 2100
Wire Wire Line
1250 2000 1350 2000
Wire Wire Line
2250 2100 2350 2100
Wire Wire Line
2250 2000 2350 2000
Wire Wire Line
2250 1700 2350 1700
Wire Wire Line
2250 1600 2350 1600
Wire Wire Line
2250 1500 2350 1500
Wire Wire Line
2250 1400 2350 1400
Wire Wire Line
1250 1550 1350 1550
Wire Wire Line
1250 1450 1350 1450
Wire Wire Line
1250 1350 1350 1350
Wire Wire Line
1250 1250 1350 1250
Wire Wire Line
1250 1700 1350 1700
Wire Wire Line
1250 1850 1350 1850
Wire Wire Line
1250 1150 1350 1150
Wire Wire Line
2250 1850 2350 1850
Wire Wire Line
1250 2300 1350 2300
Wire Wire Line
1250 2400 1350 2400
Text Label 1250 2300 2 50 ~ 0
PER0_P
Text Label 1250 2400 2 50 ~ 0
PER0_N
$Sheet
S 1350 1050 900 1450
U 5D508B15
F0 "PCIexpress_connector" 50
F1 "PCIexpress_connector.sch" 50
F2 "PET0_P" O R 2250 2300 50
F3 "PET0_N" O R 2250 2400 50
F4 "REFCLK+" O R 2250 2000 50
F5 "REFCLK-" O R 2250 2100 50
F6 "~PRSNT2x16" U L 1350 1550 50
F7 "TDO" I L 1350 1700 50
F8 "TMS" O R 2250 1400 50
F9 "TDI" O R 2250 1600 50
F10 "TCK" O R 2250 1500 50
F11 "~WAKE" I L 1350 1850 50
F12 "~TRST" O R 2250 1700 50
F13 "SMCLK" B L 1350 2000 50
F14 "SMDAT" B L 1350 2100 50
F15 "~PERST" O R 2250 1850 50
F16 "~PRSNT1" U L 1350 1150 50
F17 "~PRSNT2x8" U L 1350 1450 50
F18 "~PRSNT2x4" U L 1350 1350 50
F19 "~PRSNT2x1" U L 1350 1250 50
F20 "PER0_N" I L 1350 2400 50
F21 "PER0_P" I L 1350 2300 50
$EndSheet
$EndSCHEMATC

View File

@ -0,0 +1,88 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 4 4
Title "PCIexpress_x1_low"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:C C?
U 1 1 5DAB6859
P 6300 3200
AR Path="/5D508B15/5DAB6859" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB6859" Ref="C1" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB6859" Ref="C3" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB6859" Ref="C5" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB6859" Ref="C7" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB6859" Ref="C9" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB6859" Ref="C11" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB6859" Ref="C13" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB6859" Ref="C15" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB6859" Ref="C17" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB6859" Ref="C19" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB6859" Ref="C21" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB6859" Ref="C23" Part="1"
AR Path="/5D508B15/5DC10432/5DAB6859" Ref="C25" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB6859" Ref="C27" Part="1"
AR Path="/5D508B15/5DC10446/5DAB6859" Ref="C29" Part="1"
AR Path="/5D508B15/5DC10450/5DAB6859" Ref="C31" Part="1"
F 0 "C1" V 6048 3200 50 0000 C CNN
F 1 "100n" V 6139 3200 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3050 50 0001 C CNN
F 3 "~" H 6300 3200 50 0001 C CNN
1 6300 3200
0 1 1 0
$EndComp
$Comp
L Device:C C?
U 1 1 5DAB685F
P 6300 3700
AR Path="/5D508B15/5DAB685F" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB685F" Ref="C2" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB685F" Ref="C4" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB685F" Ref="C6" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB685F" Ref="C8" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB685F" Ref="C10" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB685F" Ref="C12" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB685F" Ref="C14" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB685F" Ref="C16" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB685F" Ref="C18" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB685F" Ref="C20" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB685F" Ref="C22" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB685F" Ref="C24" Part="1"
AR Path="/5D508B15/5DC10432/5DAB685F" Ref="C26" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB685F" Ref="C28" Part="1"
AR Path="/5D508B15/5DC10446/5DAB685F" Ref="C30" Part="1"
AR Path="/5D508B15/5DC10450/5DAB685F" Ref="C32" Part="1"
F 0 "C2" V 6048 3700 50 0000 C CNN
F 1 "100n" V 6139 3700 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3550 50 0001 C CNN
F 3 "~" H 6300 3700 50 0001 C CNN
1 6300 3700
0 -1 1 0
$EndComp
Wire Wire Line
6450 3200 6550 3200
Wire Wire Line
6450 3700 6550 3700
Wire Wire Line
6150 3200 6050 3200
Wire Wire Line
6150 3700 6050 3700
Text HLabel 6550 3200 2 50 Input ~ 0
IN+
Text HLabel 6050 3200 0 50 Output ~ 0
OUT+
Text HLabel 6050 3700 0 50 Output ~ 0
OUT-
Text HLabel 6550 3700 2 50 Input ~ 0
IN-
$EndSCHEMATC

View File

@ -0,0 +1,3 @@
(fp_lib_table
(lib (name PCIexpress)(type KiCad)(uri ${KIPRJMOD}/../Library/PCIexpress.pretty)(options "")(descr ""))
)

View File

@ -0,0 +1,3 @@
(sym_lib_table
(lib (name PCIexpress)(type Legacy)(uri ${KIPRJMOD}/../Library/PCIexpress.lib)(options "")(descr ""))
)

154
PCIexpress_x1_low/term.sch Normal file
View File

@ -0,0 +1,154 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 3 4
Title "PCIexpress_x1_low"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:R R1
U 1 1 5D52DCBC
P 4750 3800
AR Path="/5D508B15/5D516DFB/5D52DCBC" Ref="R1" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52DCBC" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52DCBC" Ref="R3" Part="1"
AR Path="/5D508B15/5D761049/5D52DCBC" Ref="R5" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52DCBC" Ref="R7" Part="1"
AR Path="/5D508B15/5D87B438/5D52DCBC" Ref="R9" Part="1"
AR Path="/5D508B15/5D87B440/5D52DCBC" Ref="R11" Part="1"
AR Path="/5D508B15/5D87B446/5D52DCBC" Ref="R13" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52DCBC" Ref="R15" Part="1"
AR Path="/5D508B15/5D9667F2/5D52DCBC" Ref="R17" Part="1"
AR Path="/5D508B15/5D9667FA/5D52DCBC" Ref="R19" Part="1"
AR Path="/5D508B15/5D9E5907/5D52DCBC" Ref="R21" Part="1"
AR Path="/5D508B15/5D9E590D/5D52DCBC" Ref="R23" Part="1"
AR Path="/5D508B15/5D9E5913/5D52DCBC" Ref="R25" Part="1"
AR Path="/5D508B15/5D9E5919/5D52DCBC" Ref="R27" Part="1"
AR Path="/5D508B15/5D9E5923/5D52DCBC" Ref="R29" Part="1"
AR Path="/5D508B15/5D9E5929/5D52DCBC" Ref="R31" Part="1"
F 0 "R1" H 4820 3846 50 0000 L CNN
F 1 "49.9" H 4820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 4680 3800 50 0001 C CNN
F 3 "~" H 4750 3800 50 0001 C CNN
1 4750 3800
1 0 0 -1
$EndComp
$Comp
L Device:R R2
U 1 1 5D52E298
P 5750 3800
AR Path="/5D508B15/5D516DFB/5D52E298" Ref="R2" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E298" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E298" Ref="R4" Part="1"
AR Path="/5D508B15/5D761049/5D52E298" Ref="R6" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E298" Ref="R8" Part="1"
AR Path="/5D508B15/5D87B438/5D52E298" Ref="R10" Part="1"
AR Path="/5D508B15/5D87B440/5D52E298" Ref="R12" Part="1"
AR Path="/5D508B15/5D87B446/5D52E298" Ref="R14" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E298" Ref="R16" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E298" Ref="R18" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E298" Ref="R20" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E298" Ref="R22" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E298" Ref="R24" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E298" Ref="R26" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E298" Ref="R28" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E298" Ref="R30" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E298" Ref="R32" Part="1"
F 0 "R2" H 5820 3846 50 0000 L CNN
F 1 "49.9" H 5820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 5680 3800 50 0001 C CNN
F 3 "~" H 5750 3800 50 0001 C CNN
1 5750 3800
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0109
U 1 1 5D52E619
P 4750 4050
AR Path="/5D508B15/5D516DFB/5D52E619" Ref="#PWR0109" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E619" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E619" Ref="#PWR0111" Part="1"
AR Path="/5D508B15/5D761049/5D52E619" Ref="#PWR0113" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E619" Ref="#PWR0115" Part="1"
AR Path="/5D508B15/5D87B438/5D52E619" Ref="#PWR0117" Part="1"
AR Path="/5D508B15/5D87B440/5D52E619" Ref="#PWR0119" Part="1"
AR Path="/5D508B15/5D87B446/5D52E619" Ref="#PWR0121" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E619" Ref="#PWR0123" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E619" Ref="#PWR0125" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E619" Ref="#PWR0127" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E619" Ref="#PWR0129" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E619" Ref="#PWR0131" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E619" Ref="#PWR0133" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E619" Ref="#PWR0135" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E619" Ref="#PWR0137" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E619" Ref="#PWR0139" Part="1"
F 0 "#PWR0109" H 4750 3800 50 0001 C CNN
F 1 "GND" H 4755 3877 50 0000 C CNN
F 2 "" H 4750 4050 50 0001 C CNN
F 3 "" H 4750 4050 50 0001 C CNN
1 4750 4050
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0110
U 1 1 5D52EC15
P 5750 4050
AR Path="/5D508B15/5D516DFB/5D52EC15" Ref="#PWR0110" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52EC15" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52EC15" Ref="#PWR0112" Part="1"
AR Path="/5D508B15/5D761049/5D52EC15" Ref="#PWR0114" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52EC15" Ref="#PWR0116" Part="1"
AR Path="/5D508B15/5D87B438/5D52EC15" Ref="#PWR0118" Part="1"
AR Path="/5D508B15/5D87B440/5D52EC15" Ref="#PWR0120" Part="1"
AR Path="/5D508B15/5D87B446/5D52EC15" Ref="#PWR0122" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52EC15" Ref="#PWR0124" Part="1"
AR Path="/5D508B15/5D9667F2/5D52EC15" Ref="#PWR0126" Part="1"
AR Path="/5D508B15/5D9667FA/5D52EC15" Ref="#PWR0128" Part="1"
AR Path="/5D508B15/5D9E5907/5D52EC15" Ref="#PWR0130" Part="1"
AR Path="/5D508B15/5D9E590D/5D52EC15" Ref="#PWR0132" Part="1"
AR Path="/5D508B15/5D9E5913/5D52EC15" Ref="#PWR0134" Part="1"
AR Path="/5D508B15/5D9E5919/5D52EC15" Ref="#PWR0136" Part="1"
AR Path="/5D508B15/5D9E5923/5D52EC15" Ref="#PWR0138" Part="1"
AR Path="/5D508B15/5D9E5929/5D52EC15" Ref="#PWR0140" Part="1"
F 0 "#PWR0110" H 5750 3800 50 0001 C CNN
F 1 "GND" H 5755 3877 50 0000 C CNN
F 2 "" H 5750 4050 50 0001 C CNN
F 3 "" H 5750 4050 50 0001 C CNN
1 5750 4050
1 0 0 -1
$EndComp
Wire Wire Line
4750 3950 4750 4050
Wire Wire Line
5750 3950 5750 4050
Text HLabel 5850 3550 2 50 Input ~ 0
IN+
Text HLabel 4850 3550 2 50 Input ~ 0
IN-
Text HLabel 5650 3550 0 50 Output ~ 0
OUT+
Text HLabel 4650 3550 0 50 Output ~ 0
OUT-
Wire Wire Line
5750 3650 5750 3550
Wire Wire Line
5650 3550 5750 3550
Connection ~ 5750 3550
Wire Wire Line
5750 3550 5850 3550
Wire Wire Line
4650 3550 4750 3550
Wire Wire Line
4750 3650 4750 3550
Connection ~ 4750 3550
Wire Wire Line
4750 3550 4850 3550
$EndSCHEMATC

25
PCIexpress_x4_full/.gitignore vendored Normal file
View File

@ -0,0 +1,25 @@
# For PCBs designed using KiCad: http://www.kicad-pcb.org/
# Format documentation: http://kicad-pcb.org/help/file-formats/
# Temporary files
*.000
*.bak
*.bck
*.kicad_pcb-bak
*~
_autosave-*
*.tmp
*-save.pro
*-save.kicad_pcb
fp-info-cache
# Netlist files (exported from Eeschema)
*.net
# Autorouter files (exported from Pcbnew)
*.dsn
*.ses
# Exported BOM files
*.xml
*.csv

View File

@ -0,0 +1,524 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 8268 11693 portrait
encoding utf-8
Sheet 2 10
Title "PCIexpress_x4_full"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L PCIexpress:PCIexpress_bracket J1
U 1 1 5D51ADA7
P 2200 10750
F 0 "J1" H 2225 10796 50 0000 L CNN
F 1 "PCIexpress_bracket" H 2225 10705 50 0000 L CNN
F 2 "PCIexpress:PCIexpress_bracket_full" H 2200 10750 50 0001 C CNN
F 3 "" H 2200 10750 50 0001 C CNN
1 2200 10750
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0101
U 1 1 5D51ADB3
P 3450 4400
F 0 "#PWR0101" H 3450 4150 50 0001 C CNN
F 1 "GND" H 3455 4227 50 0000 C CNN
F 2 "" H 3450 4400 50 0001 C CNN
F 3 "" H 3450 4400 50 0001 C CNN
1 3450 4400
-1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0102
U 1 1 5D51ADB9
P 4850 4400
F 0 "#PWR0102" H 4850 4150 50 0001 C CNN
F 1 "GND" H 4855 4227 50 0000 C CNN
F 2 "" H 4850 4400 50 0001 C CNN
F 3 "" H 4850 4400 50 0001 C CNN
1 4850 4400
-1 0 0 -1
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE8A
P 3350 1700
AR Path="/5D51AE8A" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE8A" Ref="#PWR0103" Part="1"
F 0 "#PWR0103" H 3350 1550 50 0001 C CNN
F 1 "+3.3V" V 3365 1828 50 0000 L CNN
F 2 "" H 3350 1700 50 0001 C CNN
F 3 "" H 3350 1700 50 0001 C CNN
1 3350 1700
0 -1 -1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE90
P 4950 1800
AR Path="/5D51AE90" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE90" Ref="#PWR0104" Part="1"
F 0 "#PWR0104" H 4950 1650 50 0001 C CNN
F 1 "+3.3V" V 4965 1928 50 0000 L CNN
F 2 "" H 4950 1800 50 0001 C CNN
F 3 "" H 4950 1800 50 0001 C CNN
1 4950 1800
0 1 1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE96
P 4950 1900
AR Path="/5D51AE96" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE96" Ref="#PWR0105" Part="1"
F 0 "#PWR0105" H 4950 1750 50 0001 C CNN
F 1 "+3.3V" V 4965 2028 50 0000 L CNN
F 2 "" H 4950 1900 50 0001 C CNN
F 3 "" H 4950 1900 50 0001 C CNN
1 4950 1900
0 1 1 0
$EndComp
$Comp
L power:+3.3VA #PWR?
U 1 1 5D51AE9C
P 3350 1900
AR Path="/5D51AE9C" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE9C" Ref="#PWR0106" Part="1"
F 0 "#PWR0106" H 3350 1750 50 0001 C CNN
F 1 "+3.3VA" V 3365 2027 50 0000 L CNN
F 2 "" H 3350 1900 50 0001 C CNN
F 3 "" H 3350 1900 50 0001 C CNN
1 3350 1900
0 -1 -1 0
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA2
P 3450 900
AR Path="/5D51AEA2" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA2" Ref="#PWR0107" Part="1"
F 0 "#PWR0107" H 3450 750 50 0001 C CNN
F 1 "+12V" H 3465 1073 50 0000 C CNN
F 2 "" H 3450 900 50 0001 C CNN
F 3 "" H 3450 900 50 0001 C CNN
1 3450 900
1 0 0 -1
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA8
P 4850 900
AR Path="/5D51AEA8" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA8" Ref="#PWR0108" Part="1"
F 0 "#PWR0108" H 4850 750 50 0001 C CNN
F 1 "+12V" H 4865 1073 50 0000 C CNN
F 2 "" H 4850 900 50 0001 C CNN
F 3 "" H 4850 900 50 0001 C CNN
1 4850 900
1 0 0 -1
$EndComp
Text HLabel 2000 2400 0 50 Output ~ 0
PET0_P
Text HLabel 2000 2500 0 50 Output ~ 0
PET0_N
Text HLabel 4950 2300 2 50 Output ~ 0
REFCLK+
Text HLabel 4950 2400 2 50 Output ~ 0
REFCLK-
Text Notes 2800 2150 2 50 ~ 0
From mainboard transmitter to add-in card receiver\nPlace termination resistors here if necessary
Text HLabel 4950 1600 2 50 Input ~ 0
TDO
Text HLabel 4950 1700 2 50 Output ~ 0
TMS
Text HLabel 4950 1500 2 50 Output ~ 0
TDI
Text HLabel 4950 1400 2 50 Output ~ 0
TCK
Text HLabel 2000 3000 0 50 Output ~ 0
PET1_P
Text HLabel 2000 3100 0 50 Output ~ 0
PET1_N
Text HLabel 2000 3400 0 50 Output ~ 0
PET2_P
Text HLabel 2000 3500 0 50 Output ~ 0
PET2_N
Text HLabel 2000 3800 0 50 Output ~ 0
PET3_P
Text HLabel 2000 3900 0 50 Output ~ 0
PET3_N
Text HLabel 6200 3200 2 50 Input ~ 0
PER1_P
Text HLabel 6200 3300 2 50 Input ~ 0
PER1_N
Text HLabel 6200 3600 2 50 Input ~ 0
PER2_P
Text HLabel 6200 3700 2 50 Input ~ 0
PER2_N
Text HLabel 6200 4000 2 50 Input ~ 0
PER3_P
Text HLabel 6200 4100 2 50 Input ~ 0
PER3_N
Text HLabel 3350 2000 0 50 Input ~ 0
~WAKE
Text HLabel 3350 1800 0 50 Output ~ 0
~TRST
Text HLabel 3350 1400 0 50 BiDi ~ 0
SMCLK
Text HLabel 3350 1500 0 50 BiDi ~ 0
SMDAT
Text HLabel 4950 2000 2 50 Output ~ 0
~PERST
Text HLabel 4950 1000 2 50 UnSpc ~ 0
~PRSNT1
Text HLabel 3350 4200 0 50 UnSpc ~ 0
~PRSNT2x4
Text HLabel 3350 2700 0 50 UnSpc ~ 0
~PRSNT2x1
$Sheet
S 2100 2350 500 200
U 5D516DFB
F0 "term" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 2400 50
F3 "IN-" I R 2600 2500 50
F4 "OUT+" O L 2100 2400 50
F5 "OUT-" O L 2100 2500 50
$EndSheet
$Sheet
S 2100 2950 500 200
U 5D5DF906
F0 "sheet5D5DF900" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3000 50
F3 "IN-" I R 2600 3100 50
F4 "OUT+" O L 2100 3000 50
F5 "OUT-" O L 2100 3100 50
$EndSheet
$Sheet
S 2100 3350 500 200
U 5D761049
F0 "sheet5D761043" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3400 50
F3 "IN-" I R 2600 3500 50
F4 "OUT+" O L 2100 3400 50
F5 "OUT-" O L 2100 3500 50
$EndSheet
$Sheet
S 2100 3750 500 200
U 5D76CFC3
F0 "sheet5D76CFBD" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3800 50
F3 "IN-" I R 2600 3900 50
F4 "OUT+" O L 2100 3800 50
F5 "OUT-" O L 2100 3900 50
$EndSheet
Wire Wire Line
3450 1300 3550 1300
Wire Wire Line
3550 1600 3450 1600
Connection ~ 3450 1600
Wire Wire Line
3450 1600 3450 1300
Wire Wire Line
3550 2300 3450 2300
Connection ~ 3450 2300
Wire Wire Line
3450 2300 3450 1600
Wire Wire Line
3550 2600 3450 2600
Connection ~ 3450 2600
Wire Wire Line
3450 2600 3450 2300
Wire Wire Line
3550 2800 3450 2800
Connection ~ 3450 2800
Wire Wire Line
3450 2800 3450 2600
Wire Wire Line
3550 3200 3450 3200
Connection ~ 3450 3200
Wire Wire Line
3450 3200 3450 2800
Wire Wire Line
3550 3300 3450 3300
Connection ~ 3450 3300
Wire Wire Line
3450 3300 3450 3200
Wire Wire Line
3550 3600 3450 3600
Connection ~ 3450 3600
Wire Wire Line
3450 3600 3450 3300
Wire Wire Line
3550 3700 3450 3700
Connection ~ 3450 3700
Wire Wire Line
3450 3700 3450 3600
Wire Wire Line
3550 4000 3450 4000
Connection ~ 3450 4000
Wire Wire Line
3450 4000 3450 3700
Wire Wire Line
3550 4300 3450 4300
Wire Wire Line
3450 4300 3450 4000
Wire Wire Line
4850 1300 4750 1300
Wire Wire Line
4850 1300 4850 2200
Wire Wire Line
4750 2200 4850 2200
Connection ~ 4850 2200
Wire Wire Line
4850 2200 4850 2500
Wire Wire Line
4750 2500 4850 2500
Connection ~ 4850 2500
Wire Wire Line
4850 2500 4850 2800
Wire Wire Line
4750 2800 4850 2800
Connection ~ 4850 2800
Wire Wire Line
4850 2800 4850 3100
Wire Wire Line
4750 3100 4850 3100
Connection ~ 4850 3100
Wire Wire Line
4850 3100 4850 3400
Wire Wire Line
4750 3400 4850 3400
Connection ~ 4850 3400
Wire Wire Line
4850 3400 4850 3500
Wire Wire Line
4750 3500 4850 3500
Connection ~ 4850 3500
Wire Wire Line
4850 3500 4850 3800
Wire Wire Line
4750 3800 4850 3800
Connection ~ 4850 3800
Wire Wire Line
4850 3800 4850 3900
Wire Wire Line
4750 3900 4850 3900
Connection ~ 4850 3900
Wire Wire Line
4850 3900 4850 4200
Wire Wire Line
4750 4200 4850 4200
Wire Wire Line
4750 1000 4950 1000
Wire Wire Line
4850 900 4850 1100
Wire Wire Line
4850 1100 4750 1100
Wire Wire Line
4750 1200 4850 1200
Wire Wire Line
4850 1200 4850 1100
Connection ~ 4850 1100
Wire Wire Line
3550 1200 3450 1200
Wire Wire Line
3450 1200 3450 1100
Wire Wire Line
3550 1000 3450 1000
Connection ~ 3450 1000
Wire Wire Line
3450 1000 3450 900
Connection ~ 3450 1100
Wire Wire Line
3450 1100 3450 1000
Wire Wire Line
3450 1100 3550 1100
Wire Wire Line
3350 1700 3550 1700
Wire Wire Line
4750 1800 4950 1800
Wire Wire Line
4750 1900 4950 1900
Wire Wire Line
3350 1900 3550 1900
Wire Wire Line
2000 2400 2100 2400
Wire Wire Line
2000 2500 2100 2500
Wire Wire Line
2000 3000 2100 3000
Wire Wire Line
2000 3100 2100 3100
Wire Wire Line
4750 2300 4950 2300
Wire Wire Line
4750 2400 4950 2400
Wire Wire Line
4750 2600 5600 2600
Wire Wire Line
4750 2700 5600 2700
Wire Wire Line
2600 3400 3550 3400
Wire Wire Line
2600 3500 3550 3500
Wire Wire Line
2600 3800 3550 3800
Wire Wire Line
2600 3900 3550 3900
Wire Wire Line
4750 2000 4950 2000
Wire Wire Line
4750 1700 4950 1700
Wire Wire Line
4750 1600 4950 1600
Wire Wire Line
4750 1500 4950 1500
Wire Wire Line
4750 1400 4950 1400
Wire Wire Line
3350 1400 3550 1400
Wire Wire Line
3350 1500 3550 1500
Wire Wire Line
3350 1800 3550 1800
Wire Wire Line
3350 2000 3550 2000
Wire Wire Line
3350 4200 3550 4200
Wire Wire Line
3550 2700 3350 2700
Wire Wire Line
2600 2400 3550 2400
Wire Wire Line
2600 2500 3550 2500
Wire Wire Line
2600 3000 3550 3000
Wire Wire Line
2600 3100 3550 3100
Wire Wire Line
2000 3400 2100 3400
Wire Wire Line
2000 3500 2100 3500
Wire Wire Line
2000 3800 2100 3800
Wire Wire Line
2000 3900 2100 3900
Wire Wire Line
6100 2700 6200 2700
Wire Wire Line
6100 2600 6200 2600
Text HLabel 6200 2700 2 50 Input ~ 0
PER0_N
Text HLabel 6200 2600 2 50 Input ~ 0
PER0_P
$Sheet
S 5600 2550 500 200
U 5DAB5272
F0 "decap" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 2600 50
F3 "OUT+" O L 5600 2600 50
F4 "OUT-" O L 5600 2700 50
F5 "IN-" I R 6100 2700 50
$EndSheet
Wire Wire Line
4750 3200 5600 3200
Wire Wire Line
4750 3300 5600 3300
Wire Wire Line
6100 3300 6200 3300
Wire Wire Line
6100 3200 6200 3200
$Sheet
S 5600 3150 500 200
U 5DB8E95F
F0 "sheet5DB8E955" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 3200 50
F3 "OUT+" O L 5600 3200 50
F4 "OUT-" O L 5600 3300 50
F5 "IN-" I R 6100 3300 50
$EndSheet
Wire Wire Line
4750 3600 5600 3600
Wire Wire Line
4750 3700 5600 3700
Wire Wire Line
6100 3700 6200 3700
Wire Wire Line
6100 3600 6200 3600
$Sheet
S 5600 3550 500 200
U 5DBA1257
F0 "sheet5DBA124D" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 3600 50
F3 "OUT+" O L 5600 3600 50
F4 "OUT-" O L 5600 3700 50
F5 "IN-" I R 6100 3700 50
$EndSheet
Wire Wire Line
4750 4100 5600 4100
Wire Wire Line
6100 4100 6200 4100
Wire Wire Line
6100 4000 6200 4000
$Sheet
S 5600 3950 500 200
U 5DBB44A0
F0 "sheet5DBB4496" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 4000 50
F3 "OUT+" O L 5600 4000 50
F4 "OUT-" O L 5600 4100 50
F5 "IN-" I R 6100 4100 50
$EndSheet
Wire Wire Line
4750 4000 5600 4000
Text Label 4950 4100 0 50 ~ 0
_PER3_N
Text Label 4950 4000 0 50 ~ 0
_PER3_P
Text Label 4950 3700 0 50 ~ 0
_PER2_N
Text Label 4950 3600 0 50 ~ 0
_PER2_P
Text Notes 5500 2200 0 50 ~ 0
From add-in card transmitter to mainboard receiver\nPlace AC coupling capacitors here if necessary
Text Label 4950 3300 0 50 ~ 0
_PER1_N
Text Label 4950 3200 0 50 ~ 0
_PER1_P
Text Label 4950 2700 0 50 ~ 0
_PER0_N
Text Label 4950 2600 0 50 ~ 0
_PER0_P
$Comp
L PCIexpress:PCIexpress_x4 J2
U 1 1 5D51070F
P 4150 900
F 0 "J2" H 4150 1067 50 0000 C CNN
F 1 "PCIexpress_x4" H 4150 976 50 0000 C CNN
F 2 "PCIexpress:PCIexpress_x4" H 4150 -150 50 0001 C CNN
F 3 "" H 4150 -150 50 0001 C CNN
1 4150 900
1 0 0 -1
$EndComp
Wire Wire Line
3450 4400 3450 4300
Connection ~ 3450 4300
Wire Wire Line
4850 4400 4850 4200
Connection ~ 4850 4200
$EndSCHEMATC

View File

@ -0,0 +1,193 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_bracket
#
DEF PCIexpress_PCIexpress_bracket J 0 40 Y Y 1 F N
F0 "J" 0 0 50 H V C CNN
F1 "PCIexpress_PCIexpress_bracket" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
PCIexpress_bracket_*
$ENDFPLIST
DRAW
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_x4
#
DEF PCIexpress_PCIexpress_x4 J 0 40 Y Y 1 F N
F0 "J" 0 150 50 H V C CNN
F1 "PCIexpress_PCIexpress_x4" 0 50 50 H V C CNN
F2 "PCIexpress:PCIexpress_x4" 0 -1050 50 H I C CNN
F3 "" 0 -1050 50 H I C CNN
DRAW
T 0 0 -1150 50 0 0 0 notch Normal 0 C C
T 0 0 -1950 50 0 0 0 x1 Normal 0 C C
T 0 0 -3450 50 0 0 0 x4 Normal 0 C C
S 450 0 -450 -3500 1 1 10 f
P 2 0 1 0 450 -2000 -450 -2000 N
P 2 0 1 0 450 -1200 -450 -1200 N
X ~PRSNT1 A1 600 -100 150 L 50 50 1 1 P
X +3.3V A10 600 -1000 150 L 50 50 1 1 w
X ~PERST A11 600 -1100 150 L 50 50 1 1 O
X GND A12 600 -1300 150 L 50 50 1 1 w
X REFCLK+ A13 600 -1400 150 L 50 50 1 1 O
X REFCLK- A14 600 -1500 150 L 50 50 1 1 O
X GND A15 600 -1600 150 L 50 50 1 1 w
X PERp0 A16 600 -1700 150 L 50 50 1 1 I
X PERn0 A17 600 -1800 150 L 50 50 1 1 I
X GND A18 600 -1900 150 L 50 50 1 1 w
X RSVD A19 600 -2100 150 L 50 50 1 1 N
X +12V A2 600 -200 150 L 50 50 1 1 w
X GND A20 600 -2200 150 L 50 50 1 1 w
X PERp1 A21 600 -2300 150 L 50 50 1 1 I
X PERn1 A22 600 -2400 150 L 50 50 1 1 I
X GND A23 600 -2500 150 L 50 50 1 1 w
X GND A24 600 -2600 150 L 50 50 1 1 w
X PERp2 A25 600 -2700 150 L 50 50 1 1 I
X PERn2 A26 600 -2800 150 L 50 50 1 1 I
X GND A27 600 -2900 150 L 50 50 1 1 w
X GND A28 600 -3000 150 L 50 50 1 1 w
X PERp3 A29 600 -3100 150 L 50 50 1 1 I
X +12V A3 600 -300 150 L 50 50 1 1 w
X PERn3 A30 600 -3200 150 L 50 50 1 1 I
X GND A31 600 -3300 150 L 50 50 1 1 w
X RSVD A32 600 -3400 150 L 50 50 1 1 N
X GND A4 600 -400 150 L 50 50 1 1 w
X TCK A5 600 -500 150 L 50 50 1 1 O
X TDI A6 600 -600 150 L 50 50 1 1 O
X TDO A7 600 -700 150 L 50 50 1 1 I
X TMS A8 600 -800 150 L 50 50 1 1 O
X +3.3V A9 600 -900 150 L 50 50 1 1 w
X +12V B1 -600 -100 150 R 50 50 1 1 w
X +3.3V_aux B10 -600 -1000 150 R 50 50 1 1 w
X ~WAKE B11 -600 -1100 150 R 50 50 1 1 C
X RSVD B12 -600 -1300 150 R 50 50 1 1 N
X GND B13 -600 -1400 150 R 50 50 1 1 w
X PETp0 B14 -600 -1500 150 R 50 50 1 1 O
X PETn0 B15 -600 -1600 150 R 50 50 1 1 O
X GND B16 -600 -1700 150 R 50 50 1 1 w
X ~PRSNT2 B17 -600 -1800 150 R 50 50 1 1 P
X GND B18 -600 -1900 150 R 50 50 1 1 w
X PETp1 B19 -600 -2100 150 R 50 50 1 1 O
X +12V B2 -600 -200 150 R 50 50 1 1 w
X PETn1 B20 -600 -2200 150 R 50 50 1 1 O
X GND B21 -600 -2300 150 R 50 50 1 1 w
X GND B22 -600 -2400 150 R 50 50 1 1 w
X PETp2 B23 -600 -2500 150 R 50 50 1 1 O
X PETn2 B24 -600 -2600 150 R 50 50 1 1 O
X GND B25 -600 -2700 150 R 50 50 1 1 w
X GND B26 -600 -2800 150 R 50 50 1 1 w
X PETp3 B27 -600 -2900 150 R 50 50 1 1 O
X PETn3 B28 -600 -3000 150 R 50 50 1 1 O
X GND B29 -600 -3100 150 R 50 50 1 1 w
X +12V B3 -600 -300 150 R 50 50 1 1 w
X RSVD B30 -600 -3200 150 R 50 50 1 1 N
X ~PRSNT2 B31 -600 -3300 150 R 50 50 1 1 P
X GND B32 -600 -3400 150 R 50 50 1 1 w
X GND B4 -600 -400 150 R 50 50 1 1 w
X SMCLK B5 -600 -500 150 R 50 50 1 1 C
X SMDAT B6 -600 -600 150 R 50 50 1 1 C
X GND B7 -600 -700 150 R 50 50 1 1 w
X +3.3V B8 -600 -800 150 R 50 50 1 1 w
X ~TRST B9 -600 -900 150 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3VA
#
DEF power_+3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3VA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3.3VA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,294 @@
update=ven 26 lug 2019 22:25:34 CEST
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=
CopperLayerCount=4
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.08889999999999999
MinViaDiameter=0.45
MinViaDrill=0.2
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.0889
TrackWidth2=0.0889
TrackWidth3=0.127
TrackWidth4=0.2
ViaDiameter1=0.45
ViaDrill1=0.2
ViaDiameter2=0.45
ViaDrill2=0.2
ViaDiameter3=0.5
ViaDrill3=0.25
ViaDiameter4=0.55
ViaDrill4=0.3
dPairWidth1=0.2
dPairGap1=0.2
dPairViaGap1=0.25
dPairWidth2=0.2
dPairGap2=0.2
dPairViaGap2=0.2
SilkLineWidth=0.12
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.05
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0.051
SolderMaskMinWidth=0.25
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=1
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=1
Enabled=1
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=1
Enabled=1
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=1
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.0889
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/1]
Name=Diff-100-PCIe
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/2]
Name=JLC2313-100d-3.5
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.0889
dPairGap=0.1016
dPairViaGap=0.25
[pcbnew/Netclasses/3]
Name=JLC2313-100d-4
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.1016
dPairGap=0.127
dPairViaGap=0.25
[pcbnew/Netclasses/4]
Name=JLC7628-100d-8
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2032
dPairGap=0.2032
dPairViaGap=0.25

View File

@ -0,0 +1,182 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 10
Title "PCIexpress_x4_full"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Label 2350 2400 0 50 ~ 0
PET0_N
Text Label 2350 2300 0 50 ~ 0
PET0_P
Text Label 2350 2650 0 50 ~ 0
PET1_N
Text Label 2350 2550 0 50 ~ 0
PET1_P
Text Label 2350 2900 0 50 ~ 0
PET2_N
Text Label 2350 2800 0 50 ~ 0
PET2_P
Text Label 2350 3150 0 50 ~ 0
PET3_N
Text Label 2350 3050 0 50 ~ 0
PET3_P
Text Label 1250 2400 2 50 ~ 0
PER0_N
Text Label 1250 2300 2 50 ~ 0
PER0_P
Text Label 1250 2650 2 50 ~ 0
PER1_N
Text Label 1250 2550 2 50 ~ 0
PER1_P
Text Label 1250 2900 2 50 ~ 0
PER2_N
Text Label 1250 2800 2 50 ~ 0
PER2_P
Text Label 1250 3150 2 50 ~ 0
PER3_N
Text Label 1250 3050 2 50 ~ 0
PER3_P
Wire Wire Line
2250 3150 2350 3150
Wire Wire Line
2250 3050 2350 3050
Wire Wire Line
2250 2900 2350 2900
Wire Wire Line
2250 2800 2350 2800
Wire Wire Line
1250 3150 1350 3150
Wire Wire Line
1250 3050 1350 3050
Wire Wire Line
1250 2900 1350 2900
Wire Wire Line
1250 2800 1350 2800
Wire Wire Line
1250 2650 1350 2650
Wire Wire Line
1250 2550 1350 2550
Wire Wire Line
1250 2400 1350 2400
Wire Wire Line
1250 2300 1350 2300
Wire Wire Line
2250 2650 2350 2650
Wire Wire Line
2250 2550 2350 2550
Wire Wire Line
2250 2400 2350 2400
Wire Wire Line
2250 2300 2350 2300
Text Label 2350 2000 0 50 ~ 0
REFCLK+
Text Label 2350 2100 0 50 ~ 0
REFCLK-
Text Label 2350 1850 0 50 ~ 0
~PERST
Text Label 2350 1700 0 50 ~ 0
~TRST
Text Label 2350 1600 0 50 ~ 0
TDI
Text Label 2350 1500 0 50 ~ 0
TCK
Text Label 2350 1400 0 50 ~ 0
TMS
Text Label 1250 2000 2 50 ~ 0
SMCLK
Text Label 1250 2100 2 50 ~ 0
SMDAT
Text Label 1250 1850 2 50 ~ 0
~WAKE
Text Label 1250 1700 2 50 ~ 0
TDO
Text Label 1250 1150 2 50 ~ 0
~PRSNT1
Text Label 1250 1250 2 50 ~ 0
~PRSNT2x1
Text Label 1250 1350 2 50 ~ 0
~PRSNT2x4
Text Label 1250 1450 2 50 ~ 0
~PRSNT2x8
Text Label 1250 1550 2 50 ~ 0
~PRSNT2x16
Wire Wire Line
1250 2100 1350 2100
Wire Wire Line
1250 2000 1350 2000
Wire Wire Line
2250 2100 2350 2100
Wire Wire Line
2250 2000 2350 2000
Wire Wire Line
2250 1700 2350 1700
Wire Wire Line
2250 1600 2350 1600
Wire Wire Line
2250 1500 2350 1500
Wire Wire Line
2250 1400 2350 1400
Wire Wire Line
1250 1550 1350 1550
Wire Wire Line
1250 1450 1350 1450
Wire Wire Line
1250 1350 1350 1350
Wire Wire Line
1250 1250 1350 1250
Wire Wire Line
1250 1700 1350 1700
Wire Wire Line
1250 1850 1350 1850
Wire Wire Line
1250 1150 1350 1150
Wire Wire Line
2250 1850 2350 1850
$Sheet
S 1350 1050 900 2200
U 5D508B15
F0 "PCIexpress_connector" 50
F1 "PCIexpress_connector.sch" 50
F2 "PET0_P" O R 2250 2300 50
F3 "PET0_N" O R 2250 2400 50
F4 "REFCLK+" O R 2250 2000 50
F5 "REFCLK-" O R 2250 2100 50
F6 "~PRSNT2x16" U L 1350 1550 50
F7 "TDO" I L 1350 1700 50
F8 "TMS" O R 2250 1400 50
F9 "TDI" O R 2250 1600 50
F10 "TCK" O R 2250 1500 50
F11 "PET1_P" O R 2250 2550 50
F12 "PET1_N" O R 2250 2650 50
F13 "PET2_P" O R 2250 2800 50
F14 "PET2_N" O R 2250 2900 50
F15 "PET3_P" O R 2250 3050 50
F16 "PET3_N" O R 2250 3150 50
F17 "PER1_P" I L 1350 2550 50
F18 "PER1_N" I L 1350 2650 50
F19 "PER2_P" I L 1350 2800 50
F20 "PER2_N" I L 1350 2900 50
F21 "PER3_P" I L 1350 3050 50
F22 "PER3_N" I L 1350 3150 50
F23 "~WAKE" I L 1350 1850 50
F24 "~TRST" O R 2250 1700 50
F25 "SMCLK" B L 1350 2000 50
F26 "SMDAT" B L 1350 2100 50
F27 "~PERST" O R 2250 1850 50
F28 "~PRSNT1" U L 1350 1150 50
F29 "~PRSNT2x8" U L 1350 1450 50
F30 "~PRSNT2x4" U L 1350 1350 50
F31 "~PRSNT2x1" U L 1350 1250 50
F32 "PER0_N" I L 1350 2400 50
F33 "PER0_P" I L 1350 2300 50
$EndSheet
$EndSCHEMATC

View File

@ -0,0 +1,88 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 7 10
Title "PCIexpress_x4_full"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:C C?
U 1 1 5DAB6859
P 6300 3200
AR Path="/5D508B15/5DAB6859" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB6859" Ref="C1" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB6859" Ref="C3" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB6859" Ref="C5" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB6859" Ref="C7" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB6859" Ref="C9" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB6859" Ref="C11" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB6859" Ref="C13" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB6859" Ref="C15" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB6859" Ref="C17" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB6859" Ref="C19" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB6859" Ref="C21" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB6859" Ref="C23" Part="1"
AR Path="/5D508B15/5DC10432/5DAB6859" Ref="C25" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB6859" Ref="C27" Part="1"
AR Path="/5D508B15/5DC10446/5DAB6859" Ref="C29" Part="1"
AR Path="/5D508B15/5DC10450/5DAB6859" Ref="C31" Part="1"
F 0 "C1" V 6048 3200 50 0000 C CNN
F 1 "100n" V 6139 3200 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3050 50 0001 C CNN
F 3 "~" H 6300 3200 50 0001 C CNN
1 6300 3200
0 1 1 0
$EndComp
$Comp
L Device:C C?
U 1 1 5DAB685F
P 6300 3700
AR Path="/5D508B15/5DAB685F" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB685F" Ref="C2" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB685F" Ref="C4" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB685F" Ref="C6" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB685F" Ref="C8" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB685F" Ref="C10" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB685F" Ref="C12" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB685F" Ref="C14" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB685F" Ref="C16" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB685F" Ref="C18" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB685F" Ref="C20" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB685F" Ref="C22" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB685F" Ref="C24" Part="1"
AR Path="/5D508B15/5DC10432/5DAB685F" Ref="C26" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB685F" Ref="C28" Part="1"
AR Path="/5D508B15/5DC10446/5DAB685F" Ref="C30" Part="1"
AR Path="/5D508B15/5DC10450/5DAB685F" Ref="C32" Part="1"
F 0 "C2" V 6048 3700 50 0000 C CNN
F 1 "100n" V 6139 3700 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3550 50 0001 C CNN
F 3 "~" H 6300 3700 50 0001 C CNN
1 6300 3700
0 -1 1 0
$EndComp
Wire Wire Line
6450 3200 6550 3200
Wire Wire Line
6450 3700 6550 3700
Wire Wire Line
6150 3200 6050 3200
Wire Wire Line
6150 3700 6050 3700
Text HLabel 6550 3200 2 50 Input ~ 0
IN+
Text HLabel 6050 3200 0 50 Output ~ 0
OUT+
Text HLabel 6050 3700 0 50 Output ~ 0
OUT-
Text HLabel 6550 3700 2 50 Input ~ 0
IN-
$EndSCHEMATC

View File

@ -0,0 +1,3 @@
(fp_lib_table
(lib (name PCIexpress)(type KiCad)(uri ${KIPRJMOD}/../Library/PCIexpress.pretty)(options "")(descr ""))
)

View File

@ -0,0 +1,3 @@
(sym_lib_table
(lib (name PCIexpress)(type Legacy)(uri ${KIPRJMOD}/../Library/PCIexpress.lib)(options "")(descr ""))
)

154
PCIexpress_x4_full/term.sch Normal file
View File

@ -0,0 +1,154 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 18 10
Title "PCIexpress_x4_full"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:R R1
U 1 1 5D52DCBC
P 4750 3800
AR Path="/5D508B15/5D516DFB/5D52DCBC" Ref="R1" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52DCBC" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52DCBC" Ref="R3" Part="1"
AR Path="/5D508B15/5D761049/5D52DCBC" Ref="R5" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52DCBC" Ref="R7" Part="1"
AR Path="/5D508B15/5D87B438/5D52DCBC" Ref="R9" Part="1"
AR Path="/5D508B15/5D87B440/5D52DCBC" Ref="R11" Part="1"
AR Path="/5D508B15/5D87B446/5D52DCBC" Ref="R13" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52DCBC" Ref="R15" Part="1"
AR Path="/5D508B15/5D9667F2/5D52DCBC" Ref="R17" Part="1"
AR Path="/5D508B15/5D9667FA/5D52DCBC" Ref="R19" Part="1"
AR Path="/5D508B15/5D9E5907/5D52DCBC" Ref="R21" Part="1"
AR Path="/5D508B15/5D9E590D/5D52DCBC" Ref="R23" Part="1"
AR Path="/5D508B15/5D9E5913/5D52DCBC" Ref="R25" Part="1"
AR Path="/5D508B15/5D9E5919/5D52DCBC" Ref="R27" Part="1"
AR Path="/5D508B15/5D9E5923/5D52DCBC" Ref="R29" Part="1"
AR Path="/5D508B15/5D9E5929/5D52DCBC" Ref="R31" Part="1"
F 0 "R7" H 4820 3846 50 0000 L CNN
F 1 "49.9" H 4820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 4680 3800 50 0001 C CNN
F 3 "~" H 4750 3800 50 0001 C CNN
1 4750 3800
1 0 0 -1
$EndComp
$Comp
L Device:R R2
U 1 1 5D52E298
P 5750 3800
AR Path="/5D508B15/5D516DFB/5D52E298" Ref="R2" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E298" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E298" Ref="R4" Part="1"
AR Path="/5D508B15/5D761049/5D52E298" Ref="R6" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E298" Ref="R8" Part="1"
AR Path="/5D508B15/5D87B438/5D52E298" Ref="R10" Part="1"
AR Path="/5D508B15/5D87B440/5D52E298" Ref="R12" Part="1"
AR Path="/5D508B15/5D87B446/5D52E298" Ref="R14" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E298" Ref="R16" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E298" Ref="R18" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E298" Ref="R20" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E298" Ref="R22" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E298" Ref="R24" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E298" Ref="R26" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E298" Ref="R28" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E298" Ref="R30" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E298" Ref="R32" Part="1"
F 0 "R8" H 5820 3846 50 0000 L CNN
F 1 "49.9" H 5820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 5680 3800 50 0001 C CNN
F 3 "~" H 5750 3800 50 0001 C CNN
1 5750 3800
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0109
U 1 1 5D52E619
P 4750 4050
AR Path="/5D508B15/5D516DFB/5D52E619" Ref="#PWR0109" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E619" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E619" Ref="#PWR0111" Part="1"
AR Path="/5D508B15/5D761049/5D52E619" Ref="#PWR0113" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E619" Ref="#PWR0115" Part="1"
AR Path="/5D508B15/5D87B438/5D52E619" Ref="#PWR0117" Part="1"
AR Path="/5D508B15/5D87B440/5D52E619" Ref="#PWR0119" Part="1"
AR Path="/5D508B15/5D87B446/5D52E619" Ref="#PWR0121" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E619" Ref="#PWR0123" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E619" Ref="#PWR0125" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E619" Ref="#PWR0127" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E619" Ref="#PWR0129" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E619" Ref="#PWR0131" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E619" Ref="#PWR0133" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E619" Ref="#PWR0135" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E619" Ref="#PWR0137" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E619" Ref="#PWR0139" Part="1"
F 0 "#PWR0115" H 4750 3800 50 0001 C CNN
F 1 "GND" H 4755 3877 50 0000 C CNN
F 2 "" H 4750 4050 50 0001 C CNN
F 3 "" H 4750 4050 50 0001 C CNN
1 4750 4050
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0110
U 1 1 5D52EC15
P 5750 4050
AR Path="/5D508B15/5D516DFB/5D52EC15" Ref="#PWR0110" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52EC15" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52EC15" Ref="#PWR0112" Part="1"
AR Path="/5D508B15/5D761049/5D52EC15" Ref="#PWR0114" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52EC15" Ref="#PWR0116" Part="1"
AR Path="/5D508B15/5D87B438/5D52EC15" Ref="#PWR0118" Part="1"
AR Path="/5D508B15/5D87B440/5D52EC15" Ref="#PWR0120" Part="1"
AR Path="/5D508B15/5D87B446/5D52EC15" Ref="#PWR0122" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52EC15" Ref="#PWR0124" Part="1"
AR Path="/5D508B15/5D9667F2/5D52EC15" Ref="#PWR0126" Part="1"
AR Path="/5D508B15/5D9667FA/5D52EC15" Ref="#PWR0128" Part="1"
AR Path="/5D508B15/5D9E5907/5D52EC15" Ref="#PWR0130" Part="1"
AR Path="/5D508B15/5D9E590D/5D52EC15" Ref="#PWR0132" Part="1"
AR Path="/5D508B15/5D9E5913/5D52EC15" Ref="#PWR0134" Part="1"
AR Path="/5D508B15/5D9E5919/5D52EC15" Ref="#PWR0136" Part="1"
AR Path="/5D508B15/5D9E5923/5D52EC15" Ref="#PWR0138" Part="1"
AR Path="/5D508B15/5D9E5929/5D52EC15" Ref="#PWR0140" Part="1"
F 0 "#PWR0116" H 5750 3800 50 0001 C CNN
F 1 "GND" H 5755 3877 50 0000 C CNN
F 2 "" H 5750 4050 50 0001 C CNN
F 3 "" H 5750 4050 50 0001 C CNN
1 5750 4050
1 0 0 -1
$EndComp
Wire Wire Line
4750 3950 4750 4050
Wire Wire Line
5750 3950 5750 4050
Text HLabel 5850 3550 2 50 Input ~ 0
IN+
Text HLabel 4850 3550 2 50 Input ~ 0
IN-
Text HLabel 5650 3550 0 50 Output ~ 0
OUT+
Text HLabel 4650 3550 0 50 Output ~ 0
OUT-
Wire Wire Line
5750 3650 5750 3550
Wire Wire Line
5650 3550 5750 3550
Connection ~ 5750 3550
Wire Wire Line
5750 3550 5850 3550
Wire Wire Line
4650 3550 4750 3550
Wire Wire Line
4750 3650 4750 3550
Connection ~ 4750 3550
Wire Wire Line
4750 3550 4850 3550
$EndSCHEMATC

25
PCIexpress_x4_half/.gitignore vendored Normal file
View File

@ -0,0 +1,25 @@
# For PCBs designed using KiCad: http://www.kicad-pcb.org/
# Format documentation: http://kicad-pcb.org/help/file-formats/
# Temporary files
*.000
*.bak
*.bck
*.kicad_pcb-bak
*~
_autosave-*
*.tmp
*-save.pro
*-save.kicad_pcb
fp-info-cache
# Netlist files (exported from Eeschema)
*.net
# Autorouter files (exported from Pcbnew)
*.dsn
*.ses
# Exported BOM files
*.xml
*.csv

View File

@ -0,0 +1,524 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 8268 11693 portrait
encoding utf-8
Sheet 2 10
Title "PCIexpress_x4_half"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L PCIexpress:PCIexpress_bracket J1
U 1 1 5D51ADA7
P 2200 10750
F 0 "J1" H 2225 10796 50 0000 L CNN
F 1 "PCIexpress_bracket" H 2225 10705 50 0000 L CNN
F 2 "PCIexpress:PCIexpress_bracket_full" H 2200 10750 50 0001 C CNN
F 3 "" H 2200 10750 50 0001 C CNN
1 2200 10750
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0101
U 1 1 5D51ADB3
P 3450 4400
F 0 "#PWR0101" H 3450 4150 50 0001 C CNN
F 1 "GND" H 3455 4227 50 0000 C CNN
F 2 "" H 3450 4400 50 0001 C CNN
F 3 "" H 3450 4400 50 0001 C CNN
1 3450 4400
-1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0102
U 1 1 5D51ADB9
P 4850 4400
F 0 "#PWR0102" H 4850 4150 50 0001 C CNN
F 1 "GND" H 4855 4227 50 0000 C CNN
F 2 "" H 4850 4400 50 0001 C CNN
F 3 "" H 4850 4400 50 0001 C CNN
1 4850 4400
-1 0 0 -1
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE8A
P 3350 1700
AR Path="/5D51AE8A" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE8A" Ref="#PWR0103" Part="1"
F 0 "#PWR0103" H 3350 1550 50 0001 C CNN
F 1 "+3.3V" V 3365 1828 50 0000 L CNN
F 2 "" H 3350 1700 50 0001 C CNN
F 3 "" H 3350 1700 50 0001 C CNN
1 3350 1700
0 -1 -1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE90
P 4950 1800
AR Path="/5D51AE90" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE90" Ref="#PWR0104" Part="1"
F 0 "#PWR0104" H 4950 1650 50 0001 C CNN
F 1 "+3.3V" V 4965 1928 50 0000 L CNN
F 2 "" H 4950 1800 50 0001 C CNN
F 3 "" H 4950 1800 50 0001 C CNN
1 4950 1800
0 1 1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE96
P 4950 1900
AR Path="/5D51AE96" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE96" Ref="#PWR0105" Part="1"
F 0 "#PWR0105" H 4950 1750 50 0001 C CNN
F 1 "+3.3V" V 4965 2028 50 0000 L CNN
F 2 "" H 4950 1900 50 0001 C CNN
F 3 "" H 4950 1900 50 0001 C CNN
1 4950 1900
0 1 1 0
$EndComp
$Comp
L power:+3.3VA #PWR?
U 1 1 5D51AE9C
P 3350 1900
AR Path="/5D51AE9C" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE9C" Ref="#PWR0106" Part="1"
F 0 "#PWR0106" H 3350 1750 50 0001 C CNN
F 1 "+3.3VA" V 3365 2027 50 0000 L CNN
F 2 "" H 3350 1900 50 0001 C CNN
F 3 "" H 3350 1900 50 0001 C CNN
1 3350 1900
0 -1 -1 0
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA2
P 3450 900
AR Path="/5D51AEA2" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA2" Ref="#PWR0107" Part="1"
F 0 "#PWR0107" H 3450 750 50 0001 C CNN
F 1 "+12V" H 3465 1073 50 0000 C CNN
F 2 "" H 3450 900 50 0001 C CNN
F 3 "" H 3450 900 50 0001 C CNN
1 3450 900
1 0 0 -1
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA8
P 4850 900
AR Path="/5D51AEA8" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA8" Ref="#PWR0108" Part="1"
F 0 "#PWR0108" H 4850 750 50 0001 C CNN
F 1 "+12V" H 4865 1073 50 0000 C CNN
F 2 "" H 4850 900 50 0001 C CNN
F 3 "" H 4850 900 50 0001 C CNN
1 4850 900
1 0 0 -1
$EndComp
Text HLabel 2000 2400 0 50 Output ~ 0
PET0_P
Text HLabel 2000 2500 0 50 Output ~ 0
PET0_N
Text HLabel 4950 2300 2 50 Output ~ 0
REFCLK+
Text HLabel 4950 2400 2 50 Output ~ 0
REFCLK-
Text Notes 2800 2150 2 50 ~ 0
From mainboard transmitter to add-in card receiver\nPlace termination resistors here if necessary
Text HLabel 4950 1600 2 50 Input ~ 0
TDO
Text HLabel 4950 1700 2 50 Output ~ 0
TMS
Text HLabel 4950 1500 2 50 Output ~ 0
TDI
Text HLabel 4950 1400 2 50 Output ~ 0
TCK
Text HLabel 2000 3000 0 50 Output ~ 0
PET1_P
Text HLabel 2000 3100 0 50 Output ~ 0
PET1_N
Text HLabel 2000 3400 0 50 Output ~ 0
PET2_P
Text HLabel 2000 3500 0 50 Output ~ 0
PET2_N
Text HLabel 2000 3800 0 50 Output ~ 0
PET3_P
Text HLabel 2000 3900 0 50 Output ~ 0
PET3_N
Text HLabel 6200 3200 2 50 Input ~ 0
PER1_P
Text HLabel 6200 3300 2 50 Input ~ 0
PER1_N
Text HLabel 6200 3600 2 50 Input ~ 0
PER2_P
Text HLabel 6200 3700 2 50 Input ~ 0
PER2_N
Text HLabel 6200 4000 2 50 Input ~ 0
PER3_P
Text HLabel 6200 4100 2 50 Input ~ 0
PER3_N
Text HLabel 3350 2000 0 50 Input ~ 0
~WAKE
Text HLabel 3350 1800 0 50 Output ~ 0
~TRST
Text HLabel 3350 1400 0 50 BiDi ~ 0
SMCLK
Text HLabel 3350 1500 0 50 BiDi ~ 0
SMDAT
Text HLabel 4950 2000 2 50 Output ~ 0
~PERST
Text HLabel 4950 1000 2 50 UnSpc ~ 0
~PRSNT1
Text HLabel 3350 4200 0 50 UnSpc ~ 0
~PRSNT2x4
Text HLabel 3350 2700 0 50 UnSpc ~ 0
~PRSNT2x1
$Sheet
S 2100 2350 500 200
U 5D516DFB
F0 "term" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 2400 50
F3 "IN-" I R 2600 2500 50
F4 "OUT+" O L 2100 2400 50
F5 "OUT-" O L 2100 2500 50
$EndSheet
$Sheet
S 2100 2950 500 200
U 5D5DF906
F0 "sheet5D5DF900" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3000 50
F3 "IN-" I R 2600 3100 50
F4 "OUT+" O L 2100 3000 50
F5 "OUT-" O L 2100 3100 50
$EndSheet
$Sheet
S 2100 3350 500 200
U 5D761049
F0 "sheet5D761043" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3400 50
F3 "IN-" I R 2600 3500 50
F4 "OUT+" O L 2100 3400 50
F5 "OUT-" O L 2100 3500 50
$EndSheet
$Sheet
S 2100 3750 500 200
U 5D76CFC3
F0 "sheet5D76CFBD" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3800 50
F3 "IN-" I R 2600 3900 50
F4 "OUT+" O L 2100 3800 50
F5 "OUT-" O L 2100 3900 50
$EndSheet
Wire Wire Line
3450 1300 3550 1300
Wire Wire Line
3550 1600 3450 1600
Connection ~ 3450 1600
Wire Wire Line
3450 1600 3450 1300
Wire Wire Line
3550 2300 3450 2300
Connection ~ 3450 2300
Wire Wire Line
3450 2300 3450 1600
Wire Wire Line
3550 2600 3450 2600
Connection ~ 3450 2600
Wire Wire Line
3450 2600 3450 2300
Wire Wire Line
3550 2800 3450 2800
Connection ~ 3450 2800
Wire Wire Line
3450 2800 3450 2600
Wire Wire Line
3550 3200 3450 3200
Connection ~ 3450 3200
Wire Wire Line
3450 3200 3450 2800
Wire Wire Line
3550 3300 3450 3300
Connection ~ 3450 3300
Wire Wire Line
3450 3300 3450 3200
Wire Wire Line
3550 3600 3450 3600
Connection ~ 3450 3600
Wire Wire Line
3450 3600 3450 3300
Wire Wire Line
3550 3700 3450 3700
Connection ~ 3450 3700
Wire Wire Line
3450 3700 3450 3600
Wire Wire Line
3550 4000 3450 4000
Connection ~ 3450 4000
Wire Wire Line
3450 4000 3450 3700
Wire Wire Line
3550 4300 3450 4300
Wire Wire Line
3450 4300 3450 4000
Wire Wire Line
4850 1300 4750 1300
Wire Wire Line
4850 1300 4850 2200
Wire Wire Line
4750 2200 4850 2200
Connection ~ 4850 2200
Wire Wire Line
4850 2200 4850 2500
Wire Wire Line
4750 2500 4850 2500
Connection ~ 4850 2500
Wire Wire Line
4850 2500 4850 2800
Wire Wire Line
4750 2800 4850 2800
Connection ~ 4850 2800
Wire Wire Line
4850 2800 4850 3100
Wire Wire Line
4750 3100 4850 3100
Connection ~ 4850 3100
Wire Wire Line
4850 3100 4850 3400
Wire Wire Line
4750 3400 4850 3400
Connection ~ 4850 3400
Wire Wire Line
4850 3400 4850 3500
Wire Wire Line
4750 3500 4850 3500
Connection ~ 4850 3500
Wire Wire Line
4850 3500 4850 3800
Wire Wire Line
4750 3800 4850 3800
Connection ~ 4850 3800
Wire Wire Line
4850 3800 4850 3900
Wire Wire Line
4750 3900 4850 3900
Connection ~ 4850 3900
Wire Wire Line
4850 3900 4850 4200
Wire Wire Line
4750 4200 4850 4200
Wire Wire Line
4750 1000 4950 1000
Wire Wire Line
4850 900 4850 1100
Wire Wire Line
4850 1100 4750 1100
Wire Wire Line
4750 1200 4850 1200
Wire Wire Line
4850 1200 4850 1100
Connection ~ 4850 1100
Wire Wire Line
3550 1200 3450 1200
Wire Wire Line
3450 1200 3450 1100
Wire Wire Line
3550 1000 3450 1000
Connection ~ 3450 1000
Wire Wire Line
3450 1000 3450 900
Connection ~ 3450 1100
Wire Wire Line
3450 1100 3450 1000
Wire Wire Line
3450 1100 3550 1100
Wire Wire Line
3350 1700 3550 1700
Wire Wire Line
4750 1800 4950 1800
Wire Wire Line
4750 1900 4950 1900
Wire Wire Line
3350 1900 3550 1900
Wire Wire Line
2000 2400 2100 2400
Wire Wire Line
2000 2500 2100 2500
Wire Wire Line
2000 3000 2100 3000
Wire Wire Line
2000 3100 2100 3100
Wire Wire Line
4750 2300 4950 2300
Wire Wire Line
4750 2400 4950 2400
Wire Wire Line
4750 2600 5600 2600
Wire Wire Line
4750 2700 5600 2700
Wire Wire Line
2600 3400 3550 3400
Wire Wire Line
2600 3500 3550 3500
Wire Wire Line
2600 3800 3550 3800
Wire Wire Line
2600 3900 3550 3900
Wire Wire Line
4750 2000 4950 2000
Wire Wire Line
4750 1700 4950 1700
Wire Wire Line
4750 1600 4950 1600
Wire Wire Line
4750 1500 4950 1500
Wire Wire Line
4750 1400 4950 1400
Wire Wire Line
3350 1400 3550 1400
Wire Wire Line
3350 1500 3550 1500
Wire Wire Line
3350 1800 3550 1800
Wire Wire Line
3350 2000 3550 2000
Wire Wire Line
3350 4200 3550 4200
Wire Wire Line
3550 2700 3350 2700
Wire Wire Line
2600 2400 3550 2400
Wire Wire Line
2600 2500 3550 2500
Wire Wire Line
2600 3000 3550 3000
Wire Wire Line
2600 3100 3550 3100
Wire Wire Line
2000 3400 2100 3400
Wire Wire Line
2000 3500 2100 3500
Wire Wire Line
2000 3800 2100 3800
Wire Wire Line
2000 3900 2100 3900
Wire Wire Line
6100 2700 6200 2700
Wire Wire Line
6100 2600 6200 2600
Text HLabel 6200 2700 2 50 Input ~ 0
PER0_N
Text HLabel 6200 2600 2 50 Input ~ 0
PER0_P
$Sheet
S 5600 2550 500 200
U 5DAB5272
F0 "decap" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 2600 50
F3 "OUT+" O L 5600 2600 50
F4 "OUT-" O L 5600 2700 50
F5 "IN-" I R 6100 2700 50
$EndSheet
Wire Wire Line
4750 3200 5600 3200
Wire Wire Line
4750 3300 5600 3300
Wire Wire Line
6100 3300 6200 3300
Wire Wire Line
6100 3200 6200 3200
$Sheet
S 5600 3150 500 200
U 5DB8E95F
F0 "sheet5DB8E955" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 3200 50
F3 "OUT+" O L 5600 3200 50
F4 "OUT-" O L 5600 3300 50
F5 "IN-" I R 6100 3300 50
$EndSheet
Wire Wire Line
4750 3600 5600 3600
Wire Wire Line
4750 3700 5600 3700
Wire Wire Line
6100 3700 6200 3700
Wire Wire Line
6100 3600 6200 3600
$Sheet
S 5600 3550 500 200
U 5DBA1257
F0 "sheet5DBA124D" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 3600 50
F3 "OUT+" O L 5600 3600 50
F4 "OUT-" O L 5600 3700 50
F5 "IN-" I R 6100 3700 50
$EndSheet
Wire Wire Line
4750 4100 5600 4100
Wire Wire Line
6100 4100 6200 4100
Wire Wire Line
6100 4000 6200 4000
$Sheet
S 5600 3950 500 200
U 5DBB44A0
F0 "sheet5DBB4496" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 4000 50
F3 "OUT+" O L 5600 4000 50
F4 "OUT-" O L 5600 4100 50
F5 "IN-" I R 6100 4100 50
$EndSheet
Wire Wire Line
4750 4000 5600 4000
Text Label 4950 4100 0 50 ~ 0
_PER3_N
Text Label 4950 4000 0 50 ~ 0
_PER3_P
Text Label 4950 3700 0 50 ~ 0
_PER2_N
Text Label 4950 3600 0 50 ~ 0
_PER2_P
Text Notes 5500 2200 0 50 ~ 0
From add-in card transmitter to mainboard receiver\nPlace AC coupling capacitors here if necessary
Text Label 4950 3300 0 50 ~ 0
_PER1_N
Text Label 4950 3200 0 50 ~ 0
_PER1_P
Text Label 4950 2700 0 50 ~ 0
_PER0_N
Text Label 4950 2600 0 50 ~ 0
_PER0_P
$Comp
L PCIexpress:PCIexpress_x4 J2
U 1 1 5D51070F
P 4150 900
F 0 "J2" H 4150 1067 50 0000 C CNN
F 1 "PCIexpress_x4" H 4150 976 50 0000 C CNN
F 2 "PCIexpress:PCIexpress_x4" H 4150 -150 50 0001 C CNN
F 3 "" H 4150 -150 50 0001 C CNN
1 4150 900
1 0 0 -1
$EndComp
Wire Wire Line
3450 4400 3450 4300
Connection ~ 3450 4300
Wire Wire Line
4850 4400 4850 4200
Connection ~ 4850 4200
$EndSCHEMATC

View File

@ -0,0 +1,297 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_bracket
#
DEF PCIexpress_PCIexpress_bracket J 0 40 Y Y 1 F N
F0 "J" 0 0 50 H V C CNN
F1 "PCIexpress_PCIexpress_bracket" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
PCIexpress_bracket_*
$ENDFPLIST
DRAW
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_x16
#
DEF PCIexpress_PCIexpress_x16 J 0 40 Y Y 1 F N
F0 "J" 0 150 50 H V C CNN
F1 "PCIexpress_PCIexpress_x16" 0 50 50 H V C CNN
F2 "PCIexpress:PCIexpress_x16" 0 -950 50 H I C CNN
F3 "" 0 -950 50 H I C CNN
DRAW
T 0 0 -8650 50 0 0 0 x16 Normal 0 C C
T 0 0 -3450 50 0 0 0 x4 Normal 0 C C
T 0 0 -5250 50 0 0 0 x8 Normal 0 C C
T 0 0 -1150 50 0 1 1 notch Normal 0 C C
T 0 0 -1950 50 0 1 1 x1 Normal 0 C C
S 450 0 -450 -8700 1 1 10 f
P 2 0 0 0 450 -5300 -450 -5300 N
P 2 0 0 0 450 -3500 -450 -3500 N
P 2 1 1 0 450 -2000 -450 -2000 N
P 2 1 1 0 450 -1200 -450 -1200 N
X ~PRSNT1 A1 600 -100 150 L 50 50 1 1 P
X +3.3V A10 600 -1000 150 L 50 50 1 1 w
X ~PERST A11 600 -1100 150 L 50 50 1 1 O
X GND A12 600 -1300 150 L 50 50 1 1 w
X REFCLK+ A13 600 -1400 150 L 50 50 1 1 O
X REFCLK- A14 600 -1500 150 L 50 50 1 1 O
X GND A15 600 -1600 150 L 50 50 1 1 w
X PERp0 A16 600 -1700 150 L 50 50 1 1 I
X PERn0 A17 600 -1800 150 L 50 50 1 1 I
X GND A18 600 -1900 150 L 50 50 1 1 w
X RSVD A19 600 -2100 150 L 50 50 1 1 N
X +12V A2 600 -200 150 L 50 50 1 1 w
X GND A20 600 -2200 150 L 50 50 1 1 w
X PERp1 A21 600 -2300 150 L 50 50 1 1 I
X PERn1 A22 600 -2400 150 L 50 50 1 1 I
X GND A23 600 -2500 150 L 50 50 1 1 w
X GND A24 600 -2600 150 L 50 50 1 1 w
X PERp2 A25 600 -2700 150 L 50 50 1 1 I
X PERn2 A26 600 -2800 150 L 50 50 1 1 I
X GND A27 600 -2900 150 L 50 50 1 1 w
X GND A28 600 -3000 150 L 50 50 1 1 w
X PERp3 A29 600 -3100 150 L 50 50 1 1 I
X +12V A3 600 -300 150 L 50 50 1 1 w
X PERn3 A30 600 -3200 150 L 50 50 1 1 I
X GND A31 600 -3300 150 L 50 50 1 1 w
X RSVD A32 600 -3400 150 L 50 50 1 1 N
X RSVD A33 600 -3600 150 L 50 50 1 1 N
X GND A34 600 -3700 150 L 50 50 1 1 w
X PERp4 A35 600 -3800 150 L 50 50 1 1 I
X PERn4 A36 600 -3900 150 L 50 50 1 1 I
X GND A37 600 -4000 150 L 50 50 1 1 w
X GND A38 600 -4100 150 L 50 50 1 1 w
X PERp5 A39 600 -4200 150 L 50 50 1 1 I
X GND A4 600 -400 150 L 50 50 1 1 w
X PERn5 A40 600 -4300 150 L 50 50 1 1 I
X GND A41 600 -4400 150 L 50 50 1 1 w
X GND A42 600 -4500 150 L 50 50 1 1 w
X PERp6 A43 600 -4600 150 L 50 50 1 1 I
X PERn6 A44 600 -4700 150 L 50 50 1 1 I
X GND A45 600 -4800 150 L 50 50 1 1 w
X GND A46 600 -4900 150 L 50 50 1 1 w
X PERp7 A47 600 -5000 150 L 50 50 1 1 I
X PERn7 A48 600 -5100 150 L 50 50 1 1 I
X GND A49 600 -5200 150 L 50 50 1 1 w
X TCK A5 600 -500 150 L 50 50 1 1 O
X RSVD A50 600 -5400 150 L 50 50 1 1 N
X GND A51 600 -5500 150 L 50 50 1 1 w
X PERp8 A52 600 -5600 150 L 50 50 1 1 I
X PERn8 A53 600 -5700 150 L 50 50 1 1 I
X GND A54 600 -5800 150 L 50 50 1 1 w
X GND A55 600 -5900 150 L 50 50 1 1 w
X PERp9 A56 600 -6000 150 L 50 50 1 1 I
X PERn9 A57 600 -6100 150 L 50 50 1 1 I
X GND A58 600 -6200 150 L 50 50 1 1 w
X GND A59 600 -6300 150 L 50 50 1 1 w
X TDI A6 600 -600 150 L 50 50 1 1 O
X PERp10 A60 600 -6400 150 L 50 50 1 1 I
X PERn10 A61 600 -6500 150 L 50 50 1 1 I
X GND A62 600 -6600 150 L 50 50 1 1 w
X GND A63 600 -6700 150 L 50 50 1 1 w
X PERp11 A64 600 -6800 150 L 50 50 1 1 I
X PERn11 A65 600 -6900 150 L 50 50 1 1 I
X GND A66 600 -7000 150 L 50 50 1 1 w
X GND A67 600 -7100 150 L 50 50 1 1 w
X PERp12 A68 600 -7200 150 L 50 50 1 1 I
X PERn12 A69 600 -7300 150 L 50 50 1 1 I
X TDO A7 600 -700 150 L 50 50 1 1 I
X GND A70 600 -7400 150 L 50 50 1 1 w
X GND A71 600 -7500 150 L 50 50 1 1 w
X PERp13 A72 600 -7600 150 L 50 50 1 1 I
X PERn13 A73 600 -7700 150 L 50 50 1 1 I
X GND A74 600 -7800 150 L 50 50 1 1 w
X GND A75 600 -7900 150 L 50 50 1 1 w
X PERp14 A76 600 -8000 150 L 50 50 1 1 I
X PERn14 A77 600 -8100 150 L 50 50 1 1 I
X GND A78 600 -8200 150 L 50 50 1 1 w
X GND A79 600 -8300 150 L 50 50 1 1 w
X TMS A8 600 -800 150 L 50 50 1 1 O
X PERp15 A80 600 -8400 150 L 50 50 1 1 I
X PERn15 A81 600 -8500 150 L 50 50 1 1 I
X GND A82 600 -8600 150 L 50 50 1 1 w
X +3.3V A9 600 -900 150 L 50 50 1 1 w
X +12V B1 -600 -100 150 R 50 50 1 1 w
X +3.3V_aux B10 -600 -1000 150 R 50 50 1 1 w
X ~WAKE B11 -600 -1100 150 R 50 50 1 1 C
X RSVD B12 -600 -1300 150 R 50 50 1 1 N
X GND B13 -600 -1400 150 R 50 50 1 1 w
X PETp0 B14 -600 -1500 150 R 50 50 1 1 O
X PETn0 B15 -600 -1600 150 R 50 50 1 1 O
X GND B16 -600 -1700 150 R 50 50 1 1 w
X ~PRSNT2 B17 -600 -1800 150 R 50 50 1 1 P
X GND B18 -600 -1900 150 R 50 50 1 1 w
X PETp1 B19 -600 -2100 150 R 50 50 1 1 O
X +12V B2 -600 -200 150 R 50 50 1 1 w
X PETn1 B20 -600 -2200 150 R 50 50 1 1 O
X GND B21 -600 -2300 150 R 50 50 1 1 w
X GND B22 -600 -2400 150 R 50 50 1 1 w
X PETp2 B23 -600 -2500 150 R 50 50 1 1 O
X PETn2 B24 -600 -2600 150 R 50 50 1 1 O
X GND B25 -600 -2700 150 R 50 50 1 1 w
X GND B26 -600 -2800 150 R 50 50 1 1 w
X PETp3 B27 -600 -2900 150 R 50 50 1 1 O
X PETn3 B28 -600 -3000 150 R 50 50 1 1 O
X GND B29 -600 -3100 150 R 50 50 1 1 w
X +12V B3 -600 -300 150 R 50 50 1 1 w
X RSVD B30 -600 -3200 150 R 50 50 1 1 N
X ~PRSNT2 B31 -600 -3300 150 R 50 50 1 1 P
X GND B32 -600 -3400 150 R 50 50 1 1 w
X PETp4 B33 -600 -3600 150 R 50 50 1 1 O
X PETn4 B34 -600 -3700 150 R 50 50 1 1 O
X GND B35 -600 -3800 150 R 50 50 1 1 w
X GND B36 -600 -3900 150 R 50 50 1 1 w
X PETp5 B37 -600 -4000 150 R 50 50 1 1 O
X PETn5 B38 -600 -4100 150 R 50 50 1 1 O
X GND B39 -600 -4200 150 R 50 50 1 1 w
X GND B4 -600 -400 150 R 50 50 1 1 w
X GND B40 -600 -4300 150 R 50 50 1 1 w
X PETp6 B41 -600 -4400 150 R 50 50 1 1 O
X PETn6 B42 -600 -4500 150 R 50 50 1 1 O
X GND B43 -600 -4600 150 R 50 50 1 1 w
X GND B44 -600 -4700 150 R 50 50 1 1 w
X PETp7 B45 -600 -4800 150 R 50 50 1 1 O
X PETn7 B46 -600 -4900 150 R 50 50 1 1 O
X GND B47 -600 -5000 150 R 50 50 1 1 w
X ~PRSNT2 B48 -600 -5100 150 R 50 50 1 1 P
X GND B49 -600 -5200 150 R 50 50 1 1 w
X SMCLK B5 -600 -500 150 R 50 50 1 1 C
X PETp8 B50 -600 -5400 150 R 50 50 1 1 O
X PETn8 B51 -600 -5500 150 R 50 50 1 1 O
X GND B52 -600 -5600 150 R 50 50 1 1 w
X GND B53 -600 -5700 150 R 50 50 1 1 w
X PETp9 B54 -600 -5800 150 R 50 50 1 1 O
X PETn9 B55 -600 -5900 150 R 50 50 1 1 O
X GND B56 -600 -6000 150 R 50 50 1 1 w
X GND B57 -600 -6100 150 R 50 50 1 1 w
X PETp10 B58 -600 -6200 150 R 50 50 1 1 O
X PETn10 B59 -600 -6300 150 R 50 50 1 1 O
X SMDAT B6 -600 -600 150 R 50 50 1 1 C
X GND B60 -600 -6400 150 R 50 50 1 1 w
X GND B61 -600 -6500 150 R 50 50 1 1 w
X PETp11 B62 -600 -6600 150 R 50 50 1 1 O
X PETn11 B63 -600 -6700 150 R 50 50 1 1 O
X GND B64 -600 -6800 150 R 50 50 1 1 w
X GND B65 -600 -6900 150 R 50 50 1 1 w
X PETp12 B66 -600 -7000 150 R 50 50 1 1 O
X PETn12 B67 -600 -7100 150 R 50 50 1 1 O
X GND B68 -600 -7200 150 R 50 50 1 1 w
X GND B69 -600 -7300 150 R 50 50 1 1 w
X GND B7 -600 -700 150 R 50 50 1 1 w
X PETp13 B70 -600 -7400 150 R 50 50 1 1 O
X PETn13 B71 -600 -7500 150 R 50 50 1 1 O
X GND B72 -600 -7600 150 R 50 50 1 1 w
X GND B73 -600 -7700 150 R 50 50 1 1 w
X PETp14 B74 -600 -7800 150 R 50 50 1 1 O
X PETn14 B75 -600 -7900 150 R 50 50 1 1 O
X GND B76 -600 -8000 150 R 50 50 1 1 w
X GND B77 -600 -8100 150 R 50 50 1 1 w
X PETp15 B78 -600 -8200 150 R 50 50 1 1 O
X PETn15 B79 -600 -8300 150 R 50 50 1 1 O
X +3.3V B8 -600 -800 150 R 50 50 1 1 w
X GND B80 -600 -8400 150 R 50 50 1 1 w
X ~PRSNT2 B81 -600 -8500 150 R 50 50 1 1 P
X RSVD B82 -600 -8600 150 R 50 50 1 1 N
X ~TRST B9 -600 -900 150 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3VA
#
DEF power_+3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3VA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3.3VA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

View File

@ -0,0 +1,193 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_bracket
#
DEF PCIexpress_PCIexpress_bracket J 0 40 Y Y 1 F N
F0 "J" 0 0 50 H V C CNN
F1 "PCIexpress_PCIexpress_bracket" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
PCIexpress_bracket_*
$ENDFPLIST
DRAW
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_x4
#
DEF PCIexpress_PCIexpress_x4 J 0 40 Y Y 1 F N
F0 "J" 0 150 50 H V C CNN
F1 "PCIexpress_PCIexpress_x4" 0 50 50 H V C CNN
F2 "PCIexpress:PCIexpress_x4" 0 -1050 50 H I C CNN
F3 "" 0 -1050 50 H I C CNN
DRAW
T 0 0 -1150 50 0 0 0 notch Normal 0 C C
T 0 0 -1950 50 0 0 0 x1 Normal 0 C C
T 0 0 -3450 50 0 0 0 x4 Normal 0 C C
S 450 0 -450 -3500 1 1 10 f
P 2 0 1 0 450 -2000 -450 -2000 N
P 2 0 1 0 450 -1200 -450 -1200 N
X ~PRSNT1 A1 600 -100 150 L 50 50 1 1 P
X +3.3V A10 600 -1000 150 L 50 50 1 1 w
X ~PERST A11 600 -1100 150 L 50 50 1 1 O
X GND A12 600 -1300 150 L 50 50 1 1 w
X REFCLK+ A13 600 -1400 150 L 50 50 1 1 O
X REFCLK- A14 600 -1500 150 L 50 50 1 1 O
X GND A15 600 -1600 150 L 50 50 1 1 w
X PERp0 A16 600 -1700 150 L 50 50 1 1 I
X PERn0 A17 600 -1800 150 L 50 50 1 1 I
X GND A18 600 -1900 150 L 50 50 1 1 w
X RSVD A19 600 -2100 150 L 50 50 1 1 N
X +12V A2 600 -200 150 L 50 50 1 1 w
X GND A20 600 -2200 150 L 50 50 1 1 w
X PERp1 A21 600 -2300 150 L 50 50 1 1 I
X PERn1 A22 600 -2400 150 L 50 50 1 1 I
X GND A23 600 -2500 150 L 50 50 1 1 w
X GND A24 600 -2600 150 L 50 50 1 1 w
X PERp2 A25 600 -2700 150 L 50 50 1 1 I
X PERn2 A26 600 -2800 150 L 50 50 1 1 I
X GND A27 600 -2900 150 L 50 50 1 1 w
X GND A28 600 -3000 150 L 50 50 1 1 w
X PERp3 A29 600 -3100 150 L 50 50 1 1 I
X +12V A3 600 -300 150 L 50 50 1 1 w
X PERn3 A30 600 -3200 150 L 50 50 1 1 I
X GND A31 600 -3300 150 L 50 50 1 1 w
X RSVD A32 600 -3400 150 L 50 50 1 1 N
X GND A4 600 -400 150 L 50 50 1 1 w
X TCK A5 600 -500 150 L 50 50 1 1 O
X TDI A6 600 -600 150 L 50 50 1 1 O
X TDO A7 600 -700 150 L 50 50 1 1 I
X TMS A8 600 -800 150 L 50 50 1 1 O
X +3.3V A9 600 -900 150 L 50 50 1 1 w
X +12V B1 -600 -100 150 R 50 50 1 1 w
X +3.3V_aux B10 -600 -1000 150 R 50 50 1 1 w
X ~WAKE B11 -600 -1100 150 R 50 50 1 1 C
X RSVD B12 -600 -1300 150 R 50 50 1 1 N
X GND B13 -600 -1400 150 R 50 50 1 1 w
X PETp0 B14 -600 -1500 150 R 50 50 1 1 O
X PETn0 B15 -600 -1600 150 R 50 50 1 1 O
X GND B16 -600 -1700 150 R 50 50 1 1 w
X ~PRSNT2 B17 -600 -1800 150 R 50 50 1 1 P
X GND B18 -600 -1900 150 R 50 50 1 1 w
X PETp1 B19 -600 -2100 150 R 50 50 1 1 O
X +12V B2 -600 -200 150 R 50 50 1 1 w
X PETn1 B20 -600 -2200 150 R 50 50 1 1 O
X GND B21 -600 -2300 150 R 50 50 1 1 w
X GND B22 -600 -2400 150 R 50 50 1 1 w
X PETp2 B23 -600 -2500 150 R 50 50 1 1 O
X PETn2 B24 -600 -2600 150 R 50 50 1 1 O
X GND B25 -600 -2700 150 R 50 50 1 1 w
X GND B26 -600 -2800 150 R 50 50 1 1 w
X PETp3 B27 -600 -2900 150 R 50 50 1 1 O
X PETn3 B28 -600 -3000 150 R 50 50 1 1 O
X GND B29 -600 -3100 150 R 50 50 1 1 w
X +12V B3 -600 -300 150 R 50 50 1 1 w
X RSVD B30 -600 -3200 150 R 50 50 1 1 N
X ~PRSNT2 B31 -600 -3300 150 R 50 50 1 1 P
X GND B32 -600 -3400 150 R 50 50 1 1 w
X GND B4 -600 -400 150 R 50 50 1 1 w
X SMCLK B5 -600 -500 150 R 50 50 1 1 C
X SMDAT B6 -600 -600 150 R 50 50 1 1 C
X GND B7 -600 -700 150 R 50 50 1 1 w
X +3.3V B8 -600 -800 150 R 50 50 1 1 w
X ~TRST B9 -600 -900 150 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3VA
#
DEF power_+3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3VA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3.3VA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,294 @@
update=ven 26 lug 2019 22:25:34 CEST
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=
CopperLayerCount=4
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.08889999999999999
MinViaDiameter=0.45
MinViaDrill=0.2
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.0889
TrackWidth2=0.0889
TrackWidth3=0.127
TrackWidth4=0.2
ViaDiameter1=0.45
ViaDrill1=0.2
ViaDiameter2=0.45
ViaDrill2=0.2
ViaDiameter3=0.5
ViaDrill3=0.25
ViaDiameter4=0.55
ViaDrill4=0.3
dPairWidth1=0.2
dPairGap1=0.2
dPairViaGap1=0.25
dPairWidth2=0.2
dPairGap2=0.2
dPairViaGap2=0.2
SilkLineWidth=0.12
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.05
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0.051
SolderMaskMinWidth=0.25
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=1
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=1
Enabled=1
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=1
Enabled=1
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=1
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.0889
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/1]
Name=Diff-100-PCIe
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/2]
Name=JLC2313-100d-3.5
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.0889
dPairGap=0.1016
dPairViaGap=0.25
[pcbnew/Netclasses/3]
Name=JLC2313-100d-4
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.1016
dPairGap=0.127
dPairViaGap=0.25
[pcbnew/Netclasses/4]
Name=JLC7628-100d-8
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2032
dPairGap=0.2032
dPairViaGap=0.25

View File

@ -0,0 +1,182 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 10
Title "PCIexpress_x4_half"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Label 2350 2400 0 50 ~ 0
PET0_N
Text Label 2350 2300 0 50 ~ 0
PET0_P
Text Label 2350 2650 0 50 ~ 0
PET1_N
Text Label 2350 2550 0 50 ~ 0
PET1_P
Text Label 2350 2900 0 50 ~ 0
PET2_N
Text Label 2350 2800 0 50 ~ 0
PET2_P
Text Label 2350 3150 0 50 ~ 0
PET3_N
Text Label 2350 3050 0 50 ~ 0
PET3_P
Text Label 1250 2400 2 50 ~ 0
PER0_N
Text Label 1250 2300 2 50 ~ 0
PER0_P
Text Label 1250 2650 2 50 ~ 0
PER1_N
Text Label 1250 2550 2 50 ~ 0
PER1_P
Text Label 1250 2900 2 50 ~ 0
PER2_N
Text Label 1250 2800 2 50 ~ 0
PER2_P
Text Label 1250 3150 2 50 ~ 0
PER3_N
Text Label 1250 3050 2 50 ~ 0
PER3_P
Wire Wire Line
2250 3150 2350 3150
Wire Wire Line
2250 3050 2350 3050
Wire Wire Line
2250 2900 2350 2900
Wire Wire Line
2250 2800 2350 2800
Wire Wire Line
1250 3150 1350 3150
Wire Wire Line
1250 3050 1350 3050
Wire Wire Line
1250 2900 1350 2900
Wire Wire Line
1250 2800 1350 2800
Wire Wire Line
1250 2650 1350 2650
Wire Wire Line
1250 2550 1350 2550
Wire Wire Line
1250 2400 1350 2400
Wire Wire Line
1250 2300 1350 2300
Wire Wire Line
2250 2650 2350 2650
Wire Wire Line
2250 2550 2350 2550
Wire Wire Line
2250 2400 2350 2400
Wire Wire Line
2250 2300 2350 2300
Text Label 2350 2000 0 50 ~ 0
REFCLK+
Text Label 2350 2100 0 50 ~ 0
REFCLK-
Text Label 2350 1850 0 50 ~ 0
~PERST
Text Label 2350 1700 0 50 ~ 0
~TRST
Text Label 2350 1600 0 50 ~ 0
TDI
Text Label 2350 1500 0 50 ~ 0
TCK
Text Label 2350 1400 0 50 ~ 0
TMS
Text Label 1250 2000 2 50 ~ 0
SMCLK
Text Label 1250 2100 2 50 ~ 0
SMDAT
Text Label 1250 1850 2 50 ~ 0
~WAKE
Text Label 1250 1700 2 50 ~ 0
TDO
Text Label 1250 1150 2 50 ~ 0
~PRSNT1
Text Label 1250 1250 2 50 ~ 0
~PRSNT2x1
Text Label 1250 1350 2 50 ~ 0
~PRSNT2x4
Text Label 1250 1450 2 50 ~ 0
~PRSNT2x8
Text Label 1250 1550 2 50 ~ 0
~PRSNT2x16
Wire Wire Line
1250 2100 1350 2100
Wire Wire Line
1250 2000 1350 2000
Wire Wire Line
2250 2100 2350 2100
Wire Wire Line
2250 2000 2350 2000
Wire Wire Line
2250 1700 2350 1700
Wire Wire Line
2250 1600 2350 1600
Wire Wire Line
2250 1500 2350 1500
Wire Wire Line
2250 1400 2350 1400
Wire Wire Line
1250 1550 1350 1550
Wire Wire Line
1250 1450 1350 1450
Wire Wire Line
1250 1350 1350 1350
Wire Wire Line
1250 1250 1350 1250
Wire Wire Line
1250 1700 1350 1700
Wire Wire Line
1250 1850 1350 1850
Wire Wire Line
1250 1150 1350 1150
Wire Wire Line
2250 1850 2350 1850
$Sheet
S 1350 1050 900 2200
U 5D508B15
F0 "PCIexpress_connector" 50
F1 "PCIexpress_connector.sch" 50
F2 "PET0_P" O R 2250 2300 50
F3 "PET0_N" O R 2250 2400 50
F4 "REFCLK+" O R 2250 2000 50
F5 "REFCLK-" O R 2250 2100 50
F6 "~PRSNT2x16" U L 1350 1550 50
F7 "TDO" I L 1350 1700 50
F8 "TMS" O R 2250 1400 50
F9 "TDI" O R 2250 1600 50
F10 "TCK" O R 2250 1500 50
F11 "PET1_P" O R 2250 2550 50
F12 "PET1_N" O R 2250 2650 50
F13 "PET2_P" O R 2250 2800 50
F14 "PET2_N" O R 2250 2900 50
F15 "PET3_P" O R 2250 3050 50
F16 "PET3_N" O R 2250 3150 50
F17 "PER1_P" I L 1350 2550 50
F18 "PER1_N" I L 1350 2650 50
F19 "PER2_P" I L 1350 2800 50
F20 "PER2_N" I L 1350 2900 50
F21 "PER3_P" I L 1350 3050 50
F22 "PER3_N" I L 1350 3150 50
F23 "~WAKE" I L 1350 1850 50
F24 "~TRST" O R 2250 1700 50
F25 "SMCLK" B L 1350 2000 50
F26 "SMDAT" B L 1350 2100 50
F27 "~PERST" O R 2250 1850 50
F28 "~PRSNT1" U L 1350 1150 50
F29 "~PRSNT2x8" U L 1350 1450 50
F30 "~PRSNT2x4" U L 1350 1350 50
F31 "~PRSNT2x1" U L 1350 1250 50
F32 "PER0_N" I L 1350 2400 50
F33 "PER0_P" I L 1350 2300 50
$EndSheet
$EndSCHEMATC

View File

@ -0,0 +1,229 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_bracket
#
DEF PCIexpress_PCIexpress_bracket J 0 40 Y Y 1 F N
F0 "J" 0 0 50 H V C CNN
F1 "PCIexpress_PCIexpress_bracket" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
PCIexpress_bracket_*
$ENDFPLIST
DRAW
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_x8
#
DEF PCIexpress_PCIexpress_x8 J 0 40 Y Y 1 F N
F0 "J" 0 150 50 H V C CNN
F1 "PCIexpress_PCIexpress_x8" 0 50 50 H V C CNN
F2 "PCIexpress:PCIexpress_x8" 0 -950 50 H I C CNN
F3 "" 0 -950 50 H I C CNN
DRAW
T 0 0 -3450 50 0 0 0 x4 Normal 0 C C
T 0 0 -5250 50 0 0 0 x8 Normal 0 C C
T 0 0 -1150 50 0 1 1 notch Normal 0 C C
T 0 0 -1950 50 0 1 1 x1 Normal 0 C C
S 450 0 -450 -5300 1 1 10 f
P 2 0 0 0 450 -3500 -450 -3500 N
P 2 1 1 0 450 -2000 -450 -2000 N
P 2 1 1 0 450 -1200 -450 -1200 N
X ~PRSNT1 A1 600 -100 150 L 50 50 1 1 P
X +3.3V A10 600 -1000 150 L 50 50 1 1 w
X ~PERST A11 600 -1100 150 L 50 50 1 1 O
X GND A12 600 -1300 150 L 50 50 1 1 w
X REFCLK+ A13 600 -1400 150 L 50 50 1 1 O
X REFCLK- A14 600 -1500 150 L 50 50 1 1 O
X GND A15 600 -1600 150 L 50 50 1 1 w
X PERp0 A16 600 -1700 150 L 50 50 1 1 I
X PERn0 A17 600 -1800 150 L 50 50 1 1 I
X GND A18 600 -1900 150 L 50 50 1 1 w
X RSVD A19 600 -2100 150 L 50 50 1 1 N
X +12V A2 600 -200 150 L 50 50 1 1 w
X GND A20 600 -2200 150 L 50 50 1 1 w
X PERp1 A21 600 -2300 150 L 50 50 1 1 I
X PERn1 A22 600 -2400 150 L 50 50 1 1 I
X GND A23 600 -2500 150 L 50 50 1 1 w
X GND A24 600 -2600 150 L 50 50 1 1 w
X PERp2 A25 600 -2700 150 L 50 50 1 1 I
X PERn2 A26 600 -2800 150 L 50 50 1 1 I
X GND A27 600 -2900 150 L 50 50 1 1 w
X GND A28 600 -3000 150 L 50 50 1 1 w
X PERp3 A29 600 -3100 150 L 50 50 1 1 I
X +12V A3 600 -300 150 L 50 50 1 1 w
X PERn3 A30 600 -3200 150 L 50 50 1 1 I
X GND A31 600 -3300 150 L 50 50 1 1 w
X RSVD A32 600 -3400 150 L 50 50 1 1 N
X RSVD A33 600 -3600 150 L 50 50 1 1 N
X GND A34 600 -3700 150 L 50 50 1 1 w
X PERp4 A35 600 -3800 150 L 50 50 1 1 I
X PERn4 A36 600 -3900 150 L 50 50 1 1 I
X GND A37 600 -4000 150 L 50 50 1 1 w
X GND A38 600 -4100 150 L 50 50 1 1 w
X PERp5 A39 600 -4200 150 L 50 50 1 1 I
X GND A4 600 -400 150 L 50 50 1 1 w
X PERn5 A40 600 -4300 150 L 50 50 1 1 I
X GND A41 600 -4400 150 L 50 50 1 1 w
X GND A42 600 -4500 150 L 50 50 1 1 w
X PERp6 A43 600 -4600 150 L 50 50 1 1 I
X PERn6 A44 600 -4700 150 L 50 50 1 1 I
X GND A45 600 -4800 150 L 50 50 1 1 w
X GND A46 600 -4900 150 L 50 50 1 1 w
X PERp7 A47 600 -5000 150 L 50 50 1 1 I
X PERn7 A48 600 -5100 150 L 50 50 1 1 I
X GND A49 600 -5200 150 L 50 50 1 1 w
X TCK A5 600 -500 150 L 50 50 1 1 O
X TDI A6 600 -600 150 L 50 50 1 1 O
X TDO A7 600 -700 150 L 50 50 1 1 I
X TMS A8 600 -800 150 L 50 50 1 1 O
X +3.3V A9 600 -900 150 L 50 50 1 1 w
X +12V B1 -600 -100 150 R 50 50 1 1 w
X +3.3V_aux B10 -600 -1000 150 R 50 50 1 1 w
X ~WAKE B11 -600 -1100 150 R 50 50 1 1 C
X RSVD B12 -600 -1300 150 R 50 50 1 1 N
X GND B13 -600 -1400 150 R 50 50 1 1 w
X PETp0 B14 -600 -1500 150 R 50 50 1 1 O
X PETn0 B15 -600 -1600 150 R 50 50 1 1 O
X GND B16 -600 -1700 150 R 50 50 1 1 w
X ~PRSNT2 B17 -600 -1800 150 R 50 50 1 1 P
X GND B18 -600 -1900 150 R 50 50 1 1 w
X PETp1 B19 -600 -2100 150 R 50 50 1 1 O
X +12V B2 -600 -200 150 R 50 50 1 1 w
X PETn1 B20 -600 -2200 150 R 50 50 1 1 O
X GND B21 -600 -2300 150 R 50 50 1 1 w
X GND B22 -600 -2400 150 R 50 50 1 1 w
X PETp2 B23 -600 -2500 150 R 50 50 1 1 O
X PETn2 B24 -600 -2600 150 R 50 50 1 1 O
X GND B25 -600 -2700 150 R 50 50 1 1 w
X GND B26 -600 -2800 150 R 50 50 1 1 w
X PETp3 B27 -600 -2900 150 R 50 50 1 1 O
X PETn3 B28 -600 -3000 150 R 50 50 1 1 O
X GND B29 -600 -3100 150 R 50 50 1 1 w
X +12V B3 -600 -300 150 R 50 50 1 1 w
X RSVD B30 -600 -3200 150 R 50 50 1 1 N
X ~PRSNT2 B31 -600 -3300 150 R 50 50 1 1 P
X GND B32 -600 -3400 150 R 50 50 1 1 w
X PETp4 B33 -600 -3600 150 R 50 50 1 1 O
X PETn4 B34 -600 -3700 150 R 50 50 1 1 O
X GND B35 -600 -3800 150 R 50 50 1 1 w
X GND B36 -600 -3900 150 R 50 50 1 1 w
X PETp5 B37 -600 -4000 150 R 50 50 1 1 O
X PETn5 B38 -600 -4100 150 R 50 50 1 1 O
X GND B39 -600 -4200 150 R 50 50 1 1 w
X GND B4 -600 -400 150 R 50 50 1 1 w
X GND B40 -600 -4300 150 R 50 50 1 1 w
X PETp6 B41 -600 -4400 150 R 50 50 1 1 O
X PETn6 B42 -600 -4500 150 R 50 50 1 1 O
X GND B43 -600 -4600 150 R 50 50 1 1 w
X GND B44 -600 -4700 150 R 50 50 1 1 w
X PETp7 B45 -600 -4800 150 R 50 50 1 1 O
X PETn7 B46 -600 -4900 150 R 50 50 1 1 O
X GND B47 -600 -5000 150 R 50 50 1 1 w
X ~PRSNT2 B48 -600 -5100 150 R 50 50 1 1 P
X GND B49 -600 -5200 150 R 50 50 1 1 w
X SMCLK B5 -600 -500 150 R 50 50 1 1 C
X SMDAT B6 -600 -600 150 R 50 50 1 1 C
X GND B7 -600 -700 150 R 50 50 1 1 w
X +3.3V B8 -600 -800 150 R 50 50 1 1 w
X ~TRST B9 -600 -900 150 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3VA
#
DEF power_+3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3VA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3.3VA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

View File

@ -0,0 +1,88 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 19 10
Title "PCIexpress_x4_half"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:C C?
U 1 1 5DAB6859
P 6300 3200
AR Path="/5D508B15/5DAB6859" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB6859" Ref="C1" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB6859" Ref="C3" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB6859" Ref="C5" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB6859" Ref="C7" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB6859" Ref="C9" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB6859" Ref="C11" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB6859" Ref="C13" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB6859" Ref="C15" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB6859" Ref="C17" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB6859" Ref="C19" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB6859" Ref="C21" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB6859" Ref="C23" Part="1"
AR Path="/5D508B15/5DC10432/5DAB6859" Ref="C25" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB6859" Ref="C27" Part="1"
AR Path="/5D508B15/5DC10446/5DAB6859" Ref="C29" Part="1"
AR Path="/5D508B15/5DC10450/5DAB6859" Ref="C31" Part="1"
F 0 "C1" V 6048 3200 50 0000 C CNN
F 1 "100n" V 6139 3200 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3050 50 0001 C CNN
F 3 "~" H 6300 3200 50 0001 C CNN
1 6300 3200
0 1 1 0
$EndComp
$Comp
L Device:C C?
U 1 1 5DAB685F
P 6300 3700
AR Path="/5D508B15/5DAB685F" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB685F" Ref="C2" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB685F" Ref="C4" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB685F" Ref="C6" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB685F" Ref="C8" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB685F" Ref="C10" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB685F" Ref="C12" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB685F" Ref="C14" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB685F" Ref="C16" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB685F" Ref="C18" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB685F" Ref="C20" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB685F" Ref="C22" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB685F" Ref="C24" Part="1"
AR Path="/5D508B15/5DC10432/5DAB685F" Ref="C26" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB685F" Ref="C28" Part="1"
AR Path="/5D508B15/5DC10446/5DAB685F" Ref="C30" Part="1"
AR Path="/5D508B15/5DC10450/5DAB685F" Ref="C32" Part="1"
F 0 "C2" V 6048 3700 50 0000 C CNN
F 1 "100n" V 6139 3700 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3550 50 0001 C CNN
F 3 "~" H 6300 3700 50 0001 C CNN
1 6300 3700
0 -1 1 0
$EndComp
Wire Wire Line
6450 3200 6550 3200
Wire Wire Line
6450 3700 6550 3700
Wire Wire Line
6150 3200 6050 3200
Wire Wire Line
6150 3700 6050 3700
Text HLabel 6550 3200 2 50 Input ~ 0
IN+
Text HLabel 6050 3200 0 50 Output ~ 0
OUT+
Text HLabel 6050 3700 0 50 Output ~ 0
OUT-
Text HLabel 6550 3700 2 50 Input ~ 0
IN-
$EndSCHEMATC

View File

@ -0,0 +1,3 @@
(fp_lib_table
(lib (name PCIexpress)(type KiCad)(uri ${KIPRJMOD}/../Library/PCIexpress.pretty)(options "")(descr ""))
)

View File

@ -0,0 +1,3 @@
(sym_lib_table
(lib (name PCIexpress)(type Legacy)(uri ${KIPRJMOD}/../Library/PCIexpress.lib)(options "")(descr ""))
)

154
PCIexpress_x4_half/term.sch Normal file
View File

@ -0,0 +1,154 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 18 10
Title "PCIexpress_x4_half"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:R R1
U 1 1 5D52DCBC
P 4750 3800
AR Path="/5D508B15/5D516DFB/5D52DCBC" Ref="R1" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52DCBC" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52DCBC" Ref="R3" Part="1"
AR Path="/5D508B15/5D761049/5D52DCBC" Ref="R5" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52DCBC" Ref="R7" Part="1"
AR Path="/5D508B15/5D87B438/5D52DCBC" Ref="R9" Part="1"
AR Path="/5D508B15/5D87B440/5D52DCBC" Ref="R11" Part="1"
AR Path="/5D508B15/5D87B446/5D52DCBC" Ref="R13" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52DCBC" Ref="R15" Part="1"
AR Path="/5D508B15/5D9667F2/5D52DCBC" Ref="R17" Part="1"
AR Path="/5D508B15/5D9667FA/5D52DCBC" Ref="R19" Part="1"
AR Path="/5D508B15/5D9E5907/5D52DCBC" Ref="R21" Part="1"
AR Path="/5D508B15/5D9E590D/5D52DCBC" Ref="R23" Part="1"
AR Path="/5D508B15/5D9E5913/5D52DCBC" Ref="R25" Part="1"
AR Path="/5D508B15/5D9E5919/5D52DCBC" Ref="R27" Part="1"
AR Path="/5D508B15/5D9E5923/5D52DCBC" Ref="R29" Part="1"
AR Path="/5D508B15/5D9E5929/5D52DCBC" Ref="R31" Part="1"
F 0 "R31" H 4820 3846 50 0000 L CNN
F 1 "49.9" H 4820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 4680 3800 50 0001 C CNN
F 3 "~" H 4750 3800 50 0001 C CNN
1 4750 3800
1 0 0 -1
$EndComp
$Comp
L Device:R R2
U 1 1 5D52E298
P 5750 3800
AR Path="/5D508B15/5D516DFB/5D52E298" Ref="R2" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E298" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E298" Ref="R4" Part="1"
AR Path="/5D508B15/5D761049/5D52E298" Ref="R6" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E298" Ref="R8" Part="1"
AR Path="/5D508B15/5D87B438/5D52E298" Ref="R10" Part="1"
AR Path="/5D508B15/5D87B440/5D52E298" Ref="R12" Part="1"
AR Path="/5D508B15/5D87B446/5D52E298" Ref="R14" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E298" Ref="R16" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E298" Ref="R18" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E298" Ref="R20" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E298" Ref="R22" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E298" Ref="R24" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E298" Ref="R26" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E298" Ref="R28" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E298" Ref="R30" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E298" Ref="R32" Part="1"
F 0 "R32" H 5820 3846 50 0000 L CNN
F 1 "49.9" H 5820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 5680 3800 50 0001 C CNN
F 3 "~" H 5750 3800 50 0001 C CNN
1 5750 3800
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0109
U 1 1 5D52E619
P 4750 4050
AR Path="/5D508B15/5D516DFB/5D52E619" Ref="#PWR0109" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E619" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E619" Ref="#PWR0111" Part="1"
AR Path="/5D508B15/5D761049/5D52E619" Ref="#PWR0113" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E619" Ref="#PWR0115" Part="1"
AR Path="/5D508B15/5D87B438/5D52E619" Ref="#PWR0117" Part="1"
AR Path="/5D508B15/5D87B440/5D52E619" Ref="#PWR0119" Part="1"
AR Path="/5D508B15/5D87B446/5D52E619" Ref="#PWR0121" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E619" Ref="#PWR0123" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E619" Ref="#PWR0125" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E619" Ref="#PWR0127" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E619" Ref="#PWR0129" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E619" Ref="#PWR0131" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E619" Ref="#PWR0133" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E619" Ref="#PWR0135" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E619" Ref="#PWR0137" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E619" Ref="#PWR0139" Part="1"
F 0 "#PWR0139" H 4750 3800 50 0001 C CNN
F 1 "GND" H 4755 3877 50 0000 C CNN
F 2 "" H 4750 4050 50 0001 C CNN
F 3 "" H 4750 4050 50 0001 C CNN
1 4750 4050
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0110
U 1 1 5D52EC15
P 5750 4050
AR Path="/5D508B15/5D516DFB/5D52EC15" Ref="#PWR0110" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52EC15" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52EC15" Ref="#PWR0112" Part="1"
AR Path="/5D508B15/5D761049/5D52EC15" Ref="#PWR0114" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52EC15" Ref="#PWR0116" Part="1"
AR Path="/5D508B15/5D87B438/5D52EC15" Ref="#PWR0118" Part="1"
AR Path="/5D508B15/5D87B440/5D52EC15" Ref="#PWR0120" Part="1"
AR Path="/5D508B15/5D87B446/5D52EC15" Ref="#PWR0122" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52EC15" Ref="#PWR0124" Part="1"
AR Path="/5D508B15/5D9667F2/5D52EC15" Ref="#PWR0126" Part="1"
AR Path="/5D508B15/5D9667FA/5D52EC15" Ref="#PWR0128" Part="1"
AR Path="/5D508B15/5D9E5907/5D52EC15" Ref="#PWR0130" Part="1"
AR Path="/5D508B15/5D9E590D/5D52EC15" Ref="#PWR0132" Part="1"
AR Path="/5D508B15/5D9E5913/5D52EC15" Ref="#PWR0134" Part="1"
AR Path="/5D508B15/5D9E5919/5D52EC15" Ref="#PWR0136" Part="1"
AR Path="/5D508B15/5D9E5923/5D52EC15" Ref="#PWR0138" Part="1"
AR Path="/5D508B15/5D9E5929/5D52EC15" Ref="#PWR0140" Part="1"
F 0 "#PWR0140" H 5750 3800 50 0001 C CNN
F 1 "GND" H 5755 3877 50 0000 C CNN
F 2 "" H 5750 4050 50 0001 C CNN
F 3 "" H 5750 4050 50 0001 C CNN
1 5750 4050
1 0 0 -1
$EndComp
Wire Wire Line
4750 3950 4750 4050
Wire Wire Line
5750 3950 5750 4050
Text HLabel 5850 3550 2 50 Input ~ 0
IN+
Text HLabel 4850 3550 2 50 Input ~ 0
IN-
Text HLabel 5650 3550 0 50 Output ~ 0
OUT+
Text HLabel 4650 3550 0 50 Output ~ 0
OUT-
Wire Wire Line
5750 3650 5750 3550
Wire Wire Line
5650 3550 5750 3550
Connection ~ 5750 3550
Wire Wire Line
5750 3550 5850 3550
Wire Wire Line
4650 3550 4750 3550
Wire Wire Line
4750 3650 4750 3550
Connection ~ 4750 3550
Wire Wire Line
4750 3550 4850 3550
$EndSCHEMATC

25
PCIexpress_x4_low/.gitignore vendored Normal file
View File

@ -0,0 +1,25 @@
# For PCBs designed using KiCad: http://www.kicad-pcb.org/
# Format documentation: http://kicad-pcb.org/help/file-formats/
# Temporary files
*.000
*.bak
*.bck
*.kicad_pcb-bak
*~
_autosave-*
*.tmp
*-save.pro
*-save.kicad_pcb
fp-info-cache
# Netlist files (exported from Eeschema)
*.net
# Autorouter files (exported from Pcbnew)
*.dsn
*.ses
# Exported BOM files
*.xml
*.csv

View File

@ -0,0 +1,524 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 8268 11693 portrait
encoding utf-8
Sheet 2 10
Title "PCIexpress_x4_low"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L PCIexpress:PCIexpress_bracket J1
U 1 1 5D51ADA7
P 2200 10750
F 0 "J1" H 2225 10796 50 0000 L CNN
F 1 "PCIexpress_bracket" H 2225 10705 50 0000 L CNN
F 2 "PCIexpress:PCIexpress_bracket_low" H 2200 10750 50 0001 C CNN
F 3 "" H 2200 10750 50 0001 C CNN
1 2200 10750
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0101
U 1 1 5D51ADB3
P 3450 4400
F 0 "#PWR0101" H 3450 4150 50 0001 C CNN
F 1 "GND" H 3455 4227 50 0000 C CNN
F 2 "" H 3450 4400 50 0001 C CNN
F 3 "" H 3450 4400 50 0001 C CNN
1 3450 4400
-1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0102
U 1 1 5D51ADB9
P 4850 4400
F 0 "#PWR0102" H 4850 4150 50 0001 C CNN
F 1 "GND" H 4855 4227 50 0000 C CNN
F 2 "" H 4850 4400 50 0001 C CNN
F 3 "" H 4850 4400 50 0001 C CNN
1 4850 4400
-1 0 0 -1
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE8A
P 3350 1700
AR Path="/5D51AE8A" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE8A" Ref="#PWR0103" Part="1"
F 0 "#PWR0103" H 3350 1550 50 0001 C CNN
F 1 "+3.3V" V 3365 1828 50 0000 L CNN
F 2 "" H 3350 1700 50 0001 C CNN
F 3 "" H 3350 1700 50 0001 C CNN
1 3350 1700
0 -1 -1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE90
P 4950 1800
AR Path="/5D51AE90" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE90" Ref="#PWR0104" Part="1"
F 0 "#PWR0104" H 4950 1650 50 0001 C CNN
F 1 "+3.3V" V 4965 1928 50 0000 L CNN
F 2 "" H 4950 1800 50 0001 C CNN
F 3 "" H 4950 1800 50 0001 C CNN
1 4950 1800
0 1 1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE96
P 4950 1900
AR Path="/5D51AE96" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE96" Ref="#PWR0105" Part="1"
F 0 "#PWR0105" H 4950 1750 50 0001 C CNN
F 1 "+3.3V" V 4965 2028 50 0000 L CNN
F 2 "" H 4950 1900 50 0001 C CNN
F 3 "" H 4950 1900 50 0001 C CNN
1 4950 1900
0 1 1 0
$EndComp
$Comp
L power:+3.3VA #PWR?
U 1 1 5D51AE9C
P 3350 1900
AR Path="/5D51AE9C" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE9C" Ref="#PWR0106" Part="1"
F 0 "#PWR0106" H 3350 1750 50 0001 C CNN
F 1 "+3.3VA" V 3365 2027 50 0000 L CNN
F 2 "" H 3350 1900 50 0001 C CNN
F 3 "" H 3350 1900 50 0001 C CNN
1 3350 1900
0 -1 -1 0
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA2
P 3450 900
AR Path="/5D51AEA2" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA2" Ref="#PWR0107" Part="1"
F 0 "#PWR0107" H 3450 750 50 0001 C CNN
F 1 "+12V" H 3465 1073 50 0000 C CNN
F 2 "" H 3450 900 50 0001 C CNN
F 3 "" H 3450 900 50 0001 C CNN
1 3450 900
1 0 0 -1
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA8
P 4850 900
AR Path="/5D51AEA8" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA8" Ref="#PWR0108" Part="1"
F 0 "#PWR0108" H 4850 750 50 0001 C CNN
F 1 "+12V" H 4865 1073 50 0000 C CNN
F 2 "" H 4850 900 50 0001 C CNN
F 3 "" H 4850 900 50 0001 C CNN
1 4850 900
1 0 0 -1
$EndComp
Text HLabel 2000 2400 0 50 Output ~ 0
PET0_P
Text HLabel 2000 2500 0 50 Output ~ 0
PET0_N
Text HLabel 4950 2300 2 50 Output ~ 0
REFCLK+
Text HLabel 4950 2400 2 50 Output ~ 0
REFCLK-
Text Notes 2800 2150 2 50 ~ 0
From mainboard transmitter to add-in card receiver\nPlace termination resistors here if necessary
Text HLabel 4950 1600 2 50 Input ~ 0
TDO
Text HLabel 4950 1700 2 50 Output ~ 0
TMS
Text HLabel 4950 1500 2 50 Output ~ 0
TDI
Text HLabel 4950 1400 2 50 Output ~ 0
TCK
Text HLabel 2000 3000 0 50 Output ~ 0
PET1_P
Text HLabel 2000 3100 0 50 Output ~ 0
PET1_N
Text HLabel 2000 3400 0 50 Output ~ 0
PET2_P
Text HLabel 2000 3500 0 50 Output ~ 0
PET2_N
Text HLabel 2000 3800 0 50 Output ~ 0
PET3_P
Text HLabel 2000 3900 0 50 Output ~ 0
PET3_N
Text HLabel 6200 3200 2 50 Input ~ 0
PER1_P
Text HLabel 6200 3300 2 50 Input ~ 0
PER1_N
Text HLabel 6200 3600 2 50 Input ~ 0
PER2_P
Text HLabel 6200 3700 2 50 Input ~ 0
PER2_N
Text HLabel 6200 4000 2 50 Input ~ 0
PER3_P
Text HLabel 6200 4100 2 50 Input ~ 0
PER3_N
Text HLabel 3350 2000 0 50 Input ~ 0
~WAKE
Text HLabel 3350 1800 0 50 Output ~ 0
~TRST
Text HLabel 3350 1400 0 50 BiDi ~ 0
SMCLK
Text HLabel 3350 1500 0 50 BiDi ~ 0
SMDAT
Text HLabel 4950 2000 2 50 Output ~ 0
~PERST
Text HLabel 4950 1000 2 50 UnSpc ~ 0
~PRSNT1
Text HLabel 3350 4200 0 50 UnSpc ~ 0
~PRSNT2x4
Text HLabel 3350 2700 0 50 UnSpc ~ 0
~PRSNT2x1
$Sheet
S 2100 2350 500 200
U 5D516DFB
F0 "term" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 2400 50
F3 "IN-" I R 2600 2500 50
F4 "OUT+" O L 2100 2400 50
F5 "OUT-" O L 2100 2500 50
$EndSheet
$Sheet
S 2100 2950 500 200
U 5D5DF906
F0 "sheet5D5DF900" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3000 50
F3 "IN-" I R 2600 3100 50
F4 "OUT+" O L 2100 3000 50
F5 "OUT-" O L 2100 3100 50
$EndSheet
$Sheet
S 2100 3350 500 200
U 5D761049
F0 "sheet5D761043" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3400 50
F3 "IN-" I R 2600 3500 50
F4 "OUT+" O L 2100 3400 50
F5 "OUT-" O L 2100 3500 50
$EndSheet
$Sheet
S 2100 3750 500 200
U 5D76CFC3
F0 "sheet5D76CFBD" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3800 50
F3 "IN-" I R 2600 3900 50
F4 "OUT+" O L 2100 3800 50
F5 "OUT-" O L 2100 3900 50
$EndSheet
Wire Wire Line
3450 1300 3550 1300
Wire Wire Line
3550 1600 3450 1600
Connection ~ 3450 1600
Wire Wire Line
3450 1600 3450 1300
Wire Wire Line
3550 2300 3450 2300
Connection ~ 3450 2300
Wire Wire Line
3450 2300 3450 1600
Wire Wire Line
3550 2600 3450 2600
Connection ~ 3450 2600
Wire Wire Line
3450 2600 3450 2300
Wire Wire Line
3550 2800 3450 2800
Connection ~ 3450 2800
Wire Wire Line
3450 2800 3450 2600
Wire Wire Line
3550 3200 3450 3200
Connection ~ 3450 3200
Wire Wire Line
3450 3200 3450 2800
Wire Wire Line
3550 3300 3450 3300
Connection ~ 3450 3300
Wire Wire Line
3450 3300 3450 3200
Wire Wire Line
3550 3600 3450 3600
Connection ~ 3450 3600
Wire Wire Line
3450 3600 3450 3300
Wire Wire Line
3550 3700 3450 3700
Connection ~ 3450 3700
Wire Wire Line
3450 3700 3450 3600
Wire Wire Line
3550 4000 3450 4000
Connection ~ 3450 4000
Wire Wire Line
3450 4000 3450 3700
Wire Wire Line
3550 4300 3450 4300
Wire Wire Line
3450 4300 3450 4000
Wire Wire Line
4850 1300 4750 1300
Wire Wire Line
4850 1300 4850 2200
Wire Wire Line
4750 2200 4850 2200
Connection ~ 4850 2200
Wire Wire Line
4850 2200 4850 2500
Wire Wire Line
4750 2500 4850 2500
Connection ~ 4850 2500
Wire Wire Line
4850 2500 4850 2800
Wire Wire Line
4750 2800 4850 2800
Connection ~ 4850 2800
Wire Wire Line
4850 2800 4850 3100
Wire Wire Line
4750 3100 4850 3100
Connection ~ 4850 3100
Wire Wire Line
4850 3100 4850 3400
Wire Wire Line
4750 3400 4850 3400
Connection ~ 4850 3400
Wire Wire Line
4850 3400 4850 3500
Wire Wire Line
4750 3500 4850 3500
Connection ~ 4850 3500
Wire Wire Line
4850 3500 4850 3800
Wire Wire Line
4750 3800 4850 3800
Connection ~ 4850 3800
Wire Wire Line
4850 3800 4850 3900
Wire Wire Line
4750 3900 4850 3900
Connection ~ 4850 3900
Wire Wire Line
4850 3900 4850 4200
Wire Wire Line
4750 4200 4850 4200
Wire Wire Line
4750 1000 4950 1000
Wire Wire Line
4850 900 4850 1100
Wire Wire Line
4850 1100 4750 1100
Wire Wire Line
4750 1200 4850 1200
Wire Wire Line
4850 1200 4850 1100
Connection ~ 4850 1100
Wire Wire Line
3550 1200 3450 1200
Wire Wire Line
3450 1200 3450 1100
Wire Wire Line
3550 1000 3450 1000
Connection ~ 3450 1000
Wire Wire Line
3450 1000 3450 900
Connection ~ 3450 1100
Wire Wire Line
3450 1100 3450 1000
Wire Wire Line
3450 1100 3550 1100
Wire Wire Line
3350 1700 3550 1700
Wire Wire Line
4750 1800 4950 1800
Wire Wire Line
4750 1900 4950 1900
Wire Wire Line
3350 1900 3550 1900
Wire Wire Line
2000 2400 2100 2400
Wire Wire Line
2000 2500 2100 2500
Wire Wire Line
2000 3000 2100 3000
Wire Wire Line
2000 3100 2100 3100
Wire Wire Line
4750 2300 4950 2300
Wire Wire Line
4750 2400 4950 2400
Wire Wire Line
4750 2600 5600 2600
Wire Wire Line
4750 2700 5600 2700
Wire Wire Line
2600 3400 3550 3400
Wire Wire Line
2600 3500 3550 3500
Wire Wire Line
2600 3800 3550 3800
Wire Wire Line
2600 3900 3550 3900
Wire Wire Line
4750 2000 4950 2000
Wire Wire Line
4750 1700 4950 1700
Wire Wire Line
4750 1600 4950 1600
Wire Wire Line
4750 1500 4950 1500
Wire Wire Line
4750 1400 4950 1400
Wire Wire Line
3350 1400 3550 1400
Wire Wire Line
3350 1500 3550 1500
Wire Wire Line
3350 1800 3550 1800
Wire Wire Line
3350 2000 3550 2000
Wire Wire Line
3350 4200 3550 4200
Wire Wire Line
3550 2700 3350 2700
Wire Wire Line
2600 2400 3550 2400
Wire Wire Line
2600 2500 3550 2500
Wire Wire Line
2600 3000 3550 3000
Wire Wire Line
2600 3100 3550 3100
Wire Wire Line
2000 3400 2100 3400
Wire Wire Line
2000 3500 2100 3500
Wire Wire Line
2000 3800 2100 3800
Wire Wire Line
2000 3900 2100 3900
Wire Wire Line
6100 2700 6200 2700
Wire Wire Line
6100 2600 6200 2600
Text HLabel 6200 2700 2 50 Input ~ 0
PER0_N
Text HLabel 6200 2600 2 50 Input ~ 0
PER0_P
$Sheet
S 5600 2550 500 200
U 5DAB5272
F0 "decap" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 2600 50
F3 "OUT+" O L 5600 2600 50
F4 "OUT-" O L 5600 2700 50
F5 "IN-" I R 6100 2700 50
$EndSheet
Wire Wire Line
4750 3200 5600 3200
Wire Wire Line
4750 3300 5600 3300
Wire Wire Line
6100 3300 6200 3300
Wire Wire Line
6100 3200 6200 3200
$Sheet
S 5600 3150 500 200
U 5DB8E95F
F0 "sheet5DB8E955" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 3200 50
F3 "OUT+" O L 5600 3200 50
F4 "OUT-" O L 5600 3300 50
F5 "IN-" I R 6100 3300 50
$EndSheet
Wire Wire Line
4750 3600 5600 3600
Wire Wire Line
4750 3700 5600 3700
Wire Wire Line
6100 3700 6200 3700
Wire Wire Line
6100 3600 6200 3600
$Sheet
S 5600 3550 500 200
U 5DBA1257
F0 "sheet5DBA124D" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 3600 50
F3 "OUT+" O L 5600 3600 50
F4 "OUT-" O L 5600 3700 50
F5 "IN-" I R 6100 3700 50
$EndSheet
Wire Wire Line
4750 4100 5600 4100
Wire Wire Line
6100 4100 6200 4100
Wire Wire Line
6100 4000 6200 4000
$Sheet
S 5600 3950 500 200
U 5DBB44A0
F0 "sheet5DBB4496" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 4000 50
F3 "OUT+" O L 5600 4000 50
F4 "OUT-" O L 5600 4100 50
F5 "IN-" I R 6100 4100 50
$EndSheet
Wire Wire Line
4750 4000 5600 4000
Text Label 4950 4100 0 50 ~ 0
_PER3_N
Text Label 4950 4000 0 50 ~ 0
_PER3_P
Text Label 4950 3700 0 50 ~ 0
_PER2_N
Text Label 4950 3600 0 50 ~ 0
_PER2_P
Text Notes 5500 2200 0 50 ~ 0
From add-in card transmitter to mainboard receiver\nPlace AC coupling capacitors here if necessary
Text Label 4950 3300 0 50 ~ 0
_PER1_N
Text Label 4950 3200 0 50 ~ 0
_PER1_P
Text Label 4950 2700 0 50 ~ 0
_PER0_N
Text Label 4950 2600 0 50 ~ 0
_PER0_P
$Comp
L PCIexpress:PCIexpress_x4 J2
U 1 1 5D51070F
P 4150 900
F 0 "J2" H 4150 1067 50 0000 C CNN
F 1 "PCIexpress_x4" H 4150 976 50 0000 C CNN
F 2 "PCIexpress:PCIexpress_x4" H 4150 -150 50 0001 C CNN
F 3 "" H 4150 -150 50 0001 C CNN
1 4150 900
1 0 0 -1
$EndComp
Wire Wire Line
3450 4400 3450 4300
Connection ~ 3450 4300
Wire Wire Line
4850 4400 4850 4200
Connection ~ 4850 4200
$EndSCHEMATC

View File

@ -0,0 +1,193 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_bracket
#
DEF PCIexpress_PCIexpress_bracket J 0 40 Y Y 1 F N
F0 "J" 0 0 50 H V C CNN
F1 "PCIexpress_PCIexpress_bracket" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
PCIexpress_bracket_*
$ENDFPLIST
DRAW
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_x4
#
DEF PCIexpress_PCIexpress_x4 J 0 40 Y Y 1 F N
F0 "J" 0 150 50 H V C CNN
F1 "PCIexpress_PCIexpress_x4" 0 50 50 H V C CNN
F2 "PCIexpress:PCIexpress_x4" 0 -1050 50 H I C CNN
F3 "" 0 -1050 50 H I C CNN
DRAW
T 0 0 -1150 50 0 0 0 notch Normal 0 C C
T 0 0 -1950 50 0 0 0 x1 Normal 0 C C
T 0 0 -3450 50 0 0 0 x4 Normal 0 C C
S 450 0 -450 -3500 1 1 10 f
P 2 0 1 0 450 -2000 -450 -2000 N
P 2 0 1 0 450 -1200 -450 -1200 N
X ~PRSNT1 A1 600 -100 150 L 50 50 1 1 P
X +3.3V A10 600 -1000 150 L 50 50 1 1 w
X ~PERST A11 600 -1100 150 L 50 50 1 1 O
X GND A12 600 -1300 150 L 50 50 1 1 w
X REFCLK+ A13 600 -1400 150 L 50 50 1 1 O
X REFCLK- A14 600 -1500 150 L 50 50 1 1 O
X GND A15 600 -1600 150 L 50 50 1 1 w
X PERp0 A16 600 -1700 150 L 50 50 1 1 I
X PERn0 A17 600 -1800 150 L 50 50 1 1 I
X GND A18 600 -1900 150 L 50 50 1 1 w
X RSVD A19 600 -2100 150 L 50 50 1 1 N
X +12V A2 600 -200 150 L 50 50 1 1 w
X GND A20 600 -2200 150 L 50 50 1 1 w
X PERp1 A21 600 -2300 150 L 50 50 1 1 I
X PERn1 A22 600 -2400 150 L 50 50 1 1 I
X GND A23 600 -2500 150 L 50 50 1 1 w
X GND A24 600 -2600 150 L 50 50 1 1 w
X PERp2 A25 600 -2700 150 L 50 50 1 1 I
X PERn2 A26 600 -2800 150 L 50 50 1 1 I
X GND A27 600 -2900 150 L 50 50 1 1 w
X GND A28 600 -3000 150 L 50 50 1 1 w
X PERp3 A29 600 -3100 150 L 50 50 1 1 I
X +12V A3 600 -300 150 L 50 50 1 1 w
X PERn3 A30 600 -3200 150 L 50 50 1 1 I
X GND A31 600 -3300 150 L 50 50 1 1 w
X RSVD A32 600 -3400 150 L 50 50 1 1 N
X GND A4 600 -400 150 L 50 50 1 1 w
X TCK A5 600 -500 150 L 50 50 1 1 O
X TDI A6 600 -600 150 L 50 50 1 1 O
X TDO A7 600 -700 150 L 50 50 1 1 I
X TMS A8 600 -800 150 L 50 50 1 1 O
X +3.3V A9 600 -900 150 L 50 50 1 1 w
X +12V B1 -600 -100 150 R 50 50 1 1 w
X +3.3V_aux B10 -600 -1000 150 R 50 50 1 1 w
X ~WAKE B11 -600 -1100 150 R 50 50 1 1 C
X RSVD B12 -600 -1300 150 R 50 50 1 1 N
X GND B13 -600 -1400 150 R 50 50 1 1 w
X PETp0 B14 -600 -1500 150 R 50 50 1 1 O
X PETn0 B15 -600 -1600 150 R 50 50 1 1 O
X GND B16 -600 -1700 150 R 50 50 1 1 w
X ~PRSNT2 B17 -600 -1800 150 R 50 50 1 1 P
X GND B18 -600 -1900 150 R 50 50 1 1 w
X PETp1 B19 -600 -2100 150 R 50 50 1 1 O
X +12V B2 -600 -200 150 R 50 50 1 1 w
X PETn1 B20 -600 -2200 150 R 50 50 1 1 O
X GND B21 -600 -2300 150 R 50 50 1 1 w
X GND B22 -600 -2400 150 R 50 50 1 1 w
X PETp2 B23 -600 -2500 150 R 50 50 1 1 O
X PETn2 B24 -600 -2600 150 R 50 50 1 1 O
X GND B25 -600 -2700 150 R 50 50 1 1 w
X GND B26 -600 -2800 150 R 50 50 1 1 w
X PETp3 B27 -600 -2900 150 R 50 50 1 1 O
X PETn3 B28 -600 -3000 150 R 50 50 1 1 O
X GND B29 -600 -3100 150 R 50 50 1 1 w
X +12V B3 -600 -300 150 R 50 50 1 1 w
X RSVD B30 -600 -3200 150 R 50 50 1 1 N
X ~PRSNT2 B31 -600 -3300 150 R 50 50 1 1 P
X GND B32 -600 -3400 150 R 50 50 1 1 w
X GND B4 -600 -400 150 R 50 50 1 1 w
X SMCLK B5 -600 -500 150 R 50 50 1 1 C
X SMDAT B6 -600 -600 150 R 50 50 1 1 C
X GND B7 -600 -700 150 R 50 50 1 1 w
X +3.3V B8 -600 -800 150 R 50 50 1 1 w
X ~TRST B9 -600 -900 150 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3VA
#
DEF power_+3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3VA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3.3VA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,294 @@
update=ven 26 lug 2019 22:25:34 CEST
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=
CopperLayerCount=4
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.08889999999999999
MinViaDiameter=0.45
MinViaDrill=0.2
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.0889
TrackWidth2=0.0889
TrackWidth3=0.127
TrackWidth4=0.2
ViaDiameter1=0.45
ViaDrill1=0.2
ViaDiameter2=0.45
ViaDrill2=0.2
ViaDiameter3=0.5
ViaDrill3=0.25
ViaDiameter4=0.55
ViaDrill4=0.3
dPairWidth1=0.2
dPairGap1=0.2
dPairViaGap1=0.25
dPairWidth2=0.2
dPairGap2=0.2
dPairViaGap2=0.2
SilkLineWidth=0.12
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.05
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0.051
SolderMaskMinWidth=0.25
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=1
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=1
Enabled=1
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=1
Enabled=1
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=1
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.0889
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/1]
Name=Diff-100-PCIe
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/2]
Name=JLC2313-100d-3.5
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.0889
dPairGap=0.1016
dPairViaGap=0.25
[pcbnew/Netclasses/3]
Name=JLC2313-100d-4
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.1016
dPairGap=0.127
dPairViaGap=0.25
[pcbnew/Netclasses/4]
Name=JLC7628-100d-8
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2032
dPairGap=0.2032
dPairViaGap=0.25

View File

@ -0,0 +1,182 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 10
Title "PCIexpress_x4_low"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Label 2350 2400 0 50 ~ 0
PET0_N
Text Label 2350 2300 0 50 ~ 0
PET0_P
Text Label 2350 2650 0 50 ~ 0
PET1_N
Text Label 2350 2550 0 50 ~ 0
PET1_P
Text Label 2350 2900 0 50 ~ 0
PET2_N
Text Label 2350 2800 0 50 ~ 0
PET2_P
Text Label 2350 3150 0 50 ~ 0
PET3_N
Text Label 2350 3050 0 50 ~ 0
PET3_P
Text Label 1250 2400 2 50 ~ 0
PER0_N
Text Label 1250 2300 2 50 ~ 0
PER0_P
Text Label 1250 2650 2 50 ~ 0
PER1_N
Text Label 1250 2550 2 50 ~ 0
PER1_P
Text Label 1250 2900 2 50 ~ 0
PER2_N
Text Label 1250 2800 2 50 ~ 0
PER2_P
Text Label 1250 3150 2 50 ~ 0
PER3_N
Text Label 1250 3050 2 50 ~ 0
PER3_P
Wire Wire Line
2250 3150 2350 3150
Wire Wire Line
2250 3050 2350 3050
Wire Wire Line
2250 2900 2350 2900
Wire Wire Line
2250 2800 2350 2800
Wire Wire Line
1250 3150 1350 3150
Wire Wire Line
1250 3050 1350 3050
Wire Wire Line
1250 2900 1350 2900
Wire Wire Line
1250 2800 1350 2800
Wire Wire Line
1250 2650 1350 2650
Wire Wire Line
1250 2550 1350 2550
Wire Wire Line
1250 2400 1350 2400
Wire Wire Line
1250 2300 1350 2300
Wire Wire Line
2250 2650 2350 2650
Wire Wire Line
2250 2550 2350 2550
Wire Wire Line
2250 2400 2350 2400
Wire Wire Line
2250 2300 2350 2300
Text Label 2350 2000 0 50 ~ 0
REFCLK+
Text Label 2350 2100 0 50 ~ 0
REFCLK-
Text Label 2350 1850 0 50 ~ 0
~PERST
Text Label 2350 1700 0 50 ~ 0
~TRST
Text Label 2350 1600 0 50 ~ 0
TDI
Text Label 2350 1500 0 50 ~ 0
TCK
Text Label 2350 1400 0 50 ~ 0
TMS
Text Label 1250 2000 2 50 ~ 0
SMCLK
Text Label 1250 2100 2 50 ~ 0
SMDAT
Text Label 1250 1850 2 50 ~ 0
~WAKE
Text Label 1250 1700 2 50 ~ 0
TDO
Text Label 1250 1150 2 50 ~ 0
~PRSNT1
Text Label 1250 1250 2 50 ~ 0
~PRSNT2x1
Text Label 1250 1350 2 50 ~ 0
~PRSNT2x4
Text Label 1250 1450 2 50 ~ 0
~PRSNT2x8
Text Label 1250 1550 2 50 ~ 0
~PRSNT2x16
Wire Wire Line
1250 2100 1350 2100
Wire Wire Line
1250 2000 1350 2000
Wire Wire Line
2250 2100 2350 2100
Wire Wire Line
2250 2000 2350 2000
Wire Wire Line
2250 1700 2350 1700
Wire Wire Line
2250 1600 2350 1600
Wire Wire Line
2250 1500 2350 1500
Wire Wire Line
2250 1400 2350 1400
Wire Wire Line
1250 1550 1350 1550
Wire Wire Line
1250 1450 1350 1450
Wire Wire Line
1250 1350 1350 1350
Wire Wire Line
1250 1250 1350 1250
Wire Wire Line
1250 1700 1350 1700
Wire Wire Line
1250 1850 1350 1850
Wire Wire Line
1250 1150 1350 1150
Wire Wire Line
2250 1850 2350 1850
$Sheet
S 1350 1050 900 2200
U 5D508B15
F0 "PCIexpress_connector" 50
F1 "PCIexpress_connector.sch" 50
F2 "PET0_P" O R 2250 2300 50
F3 "PET0_N" O R 2250 2400 50
F4 "REFCLK+" O R 2250 2000 50
F5 "REFCLK-" O R 2250 2100 50
F6 "~PRSNT2x16" U L 1350 1550 50
F7 "TDO" I L 1350 1700 50
F8 "TMS" O R 2250 1400 50
F9 "TDI" O R 2250 1600 50
F10 "TCK" O R 2250 1500 50
F11 "PET1_P" O R 2250 2550 50
F12 "PET1_N" O R 2250 2650 50
F13 "PET2_P" O R 2250 2800 50
F14 "PET2_N" O R 2250 2900 50
F15 "PET3_P" O R 2250 3050 50
F16 "PET3_N" O R 2250 3150 50
F17 "PER1_P" I L 1350 2550 50
F18 "PER1_N" I L 1350 2650 50
F19 "PER2_P" I L 1350 2800 50
F20 "PER2_N" I L 1350 2900 50
F21 "PER3_P" I L 1350 3050 50
F22 "PER3_N" I L 1350 3150 50
F23 "~WAKE" I L 1350 1850 50
F24 "~TRST" O R 2250 1700 50
F25 "SMCLK" B L 1350 2000 50
F26 "SMDAT" B L 1350 2100 50
F27 "~PERST" O R 2250 1850 50
F28 "~PRSNT1" U L 1350 1150 50
F29 "~PRSNT2x8" U L 1350 1450 50
F30 "~PRSNT2x4" U L 1350 1350 50
F31 "~PRSNT2x1" U L 1350 1250 50
F32 "PER0_N" I L 1350 2400 50
F33 "PER0_P" I L 1350 2300 50
$EndSheet
$EndSCHEMATC

View File

@ -0,0 +1,229 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_bracket
#
DEF PCIexpress_PCIexpress_bracket J 0 40 Y Y 1 F N
F0 "J" 0 0 50 H V C CNN
F1 "PCIexpress_PCIexpress_bracket" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
PCIexpress_bracket_*
$ENDFPLIST
DRAW
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_x8
#
DEF PCIexpress_PCIexpress_x8 J 0 40 Y Y 1 F N
F0 "J" 0 150 50 H V C CNN
F1 "PCIexpress_PCIexpress_x8" 0 50 50 H V C CNN
F2 "PCIexpress:PCIexpress_x8" 0 -950 50 H I C CNN
F3 "" 0 -950 50 H I C CNN
DRAW
T 0 0 -3450 50 0 0 0 x4 Normal 0 C C
T 0 0 -5250 50 0 0 0 x8 Normal 0 C C
T 0 0 -1150 50 0 1 1 notch Normal 0 C C
T 0 0 -1950 50 0 1 1 x1 Normal 0 C C
S 450 0 -450 -5300 1 1 10 f
P 2 0 0 0 450 -3500 -450 -3500 N
P 2 1 1 0 450 -2000 -450 -2000 N
P 2 1 1 0 450 -1200 -450 -1200 N
X ~PRSNT1 A1 600 -100 150 L 50 50 1 1 P
X +3.3V A10 600 -1000 150 L 50 50 1 1 w
X ~PERST A11 600 -1100 150 L 50 50 1 1 O
X GND A12 600 -1300 150 L 50 50 1 1 w
X REFCLK+ A13 600 -1400 150 L 50 50 1 1 O
X REFCLK- A14 600 -1500 150 L 50 50 1 1 O
X GND A15 600 -1600 150 L 50 50 1 1 w
X PERp0 A16 600 -1700 150 L 50 50 1 1 I
X PERn0 A17 600 -1800 150 L 50 50 1 1 I
X GND A18 600 -1900 150 L 50 50 1 1 w
X RSVD A19 600 -2100 150 L 50 50 1 1 N
X +12V A2 600 -200 150 L 50 50 1 1 w
X GND A20 600 -2200 150 L 50 50 1 1 w
X PERp1 A21 600 -2300 150 L 50 50 1 1 I
X PERn1 A22 600 -2400 150 L 50 50 1 1 I
X GND A23 600 -2500 150 L 50 50 1 1 w
X GND A24 600 -2600 150 L 50 50 1 1 w
X PERp2 A25 600 -2700 150 L 50 50 1 1 I
X PERn2 A26 600 -2800 150 L 50 50 1 1 I
X GND A27 600 -2900 150 L 50 50 1 1 w
X GND A28 600 -3000 150 L 50 50 1 1 w
X PERp3 A29 600 -3100 150 L 50 50 1 1 I
X +12V A3 600 -300 150 L 50 50 1 1 w
X PERn3 A30 600 -3200 150 L 50 50 1 1 I
X GND A31 600 -3300 150 L 50 50 1 1 w
X RSVD A32 600 -3400 150 L 50 50 1 1 N
X RSVD A33 600 -3600 150 L 50 50 1 1 N
X GND A34 600 -3700 150 L 50 50 1 1 w
X PERp4 A35 600 -3800 150 L 50 50 1 1 I
X PERn4 A36 600 -3900 150 L 50 50 1 1 I
X GND A37 600 -4000 150 L 50 50 1 1 w
X GND A38 600 -4100 150 L 50 50 1 1 w
X PERp5 A39 600 -4200 150 L 50 50 1 1 I
X GND A4 600 -400 150 L 50 50 1 1 w
X PERn5 A40 600 -4300 150 L 50 50 1 1 I
X GND A41 600 -4400 150 L 50 50 1 1 w
X GND A42 600 -4500 150 L 50 50 1 1 w
X PERp6 A43 600 -4600 150 L 50 50 1 1 I
X PERn6 A44 600 -4700 150 L 50 50 1 1 I
X GND A45 600 -4800 150 L 50 50 1 1 w
X GND A46 600 -4900 150 L 50 50 1 1 w
X PERp7 A47 600 -5000 150 L 50 50 1 1 I
X PERn7 A48 600 -5100 150 L 50 50 1 1 I
X GND A49 600 -5200 150 L 50 50 1 1 w
X TCK A5 600 -500 150 L 50 50 1 1 O
X TDI A6 600 -600 150 L 50 50 1 1 O
X TDO A7 600 -700 150 L 50 50 1 1 I
X TMS A8 600 -800 150 L 50 50 1 1 O
X +3.3V A9 600 -900 150 L 50 50 1 1 w
X +12V B1 -600 -100 150 R 50 50 1 1 w
X +3.3V_aux B10 -600 -1000 150 R 50 50 1 1 w
X ~WAKE B11 -600 -1100 150 R 50 50 1 1 C
X RSVD B12 -600 -1300 150 R 50 50 1 1 N
X GND B13 -600 -1400 150 R 50 50 1 1 w
X PETp0 B14 -600 -1500 150 R 50 50 1 1 O
X PETn0 B15 -600 -1600 150 R 50 50 1 1 O
X GND B16 -600 -1700 150 R 50 50 1 1 w
X ~PRSNT2 B17 -600 -1800 150 R 50 50 1 1 P
X GND B18 -600 -1900 150 R 50 50 1 1 w
X PETp1 B19 -600 -2100 150 R 50 50 1 1 O
X +12V B2 -600 -200 150 R 50 50 1 1 w
X PETn1 B20 -600 -2200 150 R 50 50 1 1 O
X GND B21 -600 -2300 150 R 50 50 1 1 w
X GND B22 -600 -2400 150 R 50 50 1 1 w
X PETp2 B23 -600 -2500 150 R 50 50 1 1 O
X PETn2 B24 -600 -2600 150 R 50 50 1 1 O
X GND B25 -600 -2700 150 R 50 50 1 1 w
X GND B26 -600 -2800 150 R 50 50 1 1 w
X PETp3 B27 -600 -2900 150 R 50 50 1 1 O
X PETn3 B28 -600 -3000 150 R 50 50 1 1 O
X GND B29 -600 -3100 150 R 50 50 1 1 w
X +12V B3 -600 -300 150 R 50 50 1 1 w
X RSVD B30 -600 -3200 150 R 50 50 1 1 N
X ~PRSNT2 B31 -600 -3300 150 R 50 50 1 1 P
X GND B32 -600 -3400 150 R 50 50 1 1 w
X PETp4 B33 -600 -3600 150 R 50 50 1 1 O
X PETn4 B34 -600 -3700 150 R 50 50 1 1 O
X GND B35 -600 -3800 150 R 50 50 1 1 w
X GND B36 -600 -3900 150 R 50 50 1 1 w
X PETp5 B37 -600 -4000 150 R 50 50 1 1 O
X PETn5 B38 -600 -4100 150 R 50 50 1 1 O
X GND B39 -600 -4200 150 R 50 50 1 1 w
X GND B4 -600 -400 150 R 50 50 1 1 w
X GND B40 -600 -4300 150 R 50 50 1 1 w
X PETp6 B41 -600 -4400 150 R 50 50 1 1 O
X PETn6 B42 -600 -4500 150 R 50 50 1 1 O
X GND B43 -600 -4600 150 R 50 50 1 1 w
X GND B44 -600 -4700 150 R 50 50 1 1 w
X PETp7 B45 -600 -4800 150 R 50 50 1 1 O
X PETn7 B46 -600 -4900 150 R 50 50 1 1 O
X GND B47 -600 -5000 150 R 50 50 1 1 w
X ~PRSNT2 B48 -600 -5100 150 R 50 50 1 1 P
X GND B49 -600 -5200 150 R 50 50 1 1 w
X SMCLK B5 -600 -500 150 R 50 50 1 1 C
X SMDAT B6 -600 -600 150 R 50 50 1 1 C
X GND B7 -600 -700 150 R 50 50 1 1 w
X +3.3V B8 -600 -800 150 R 50 50 1 1 w
X ~TRST B9 -600 -900 150 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3VA
#
DEF power_+3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3VA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3.3VA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

View File

@ -0,0 +1,88 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 7 10
Title "PCIexpress_x4_low"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:C C?
U 1 1 5DAB6859
P 6300 3200
AR Path="/5D508B15/5DAB6859" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB6859" Ref="C1" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB6859" Ref="C3" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB6859" Ref="C5" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB6859" Ref="C7" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB6859" Ref="C9" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB6859" Ref="C11" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB6859" Ref="C13" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB6859" Ref="C15" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB6859" Ref="C17" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB6859" Ref="C19" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB6859" Ref="C21" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB6859" Ref="C23" Part="1"
AR Path="/5D508B15/5DC10432/5DAB6859" Ref="C25" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB6859" Ref="C27" Part="1"
AR Path="/5D508B15/5DC10446/5DAB6859" Ref="C29" Part="1"
AR Path="/5D508B15/5DC10450/5DAB6859" Ref="C31" Part="1"
F 0 "C1" V 6048 3200 50 0000 C CNN
F 1 "100n" V 6139 3200 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3050 50 0001 C CNN
F 3 "~" H 6300 3200 50 0001 C CNN
1 6300 3200
0 1 1 0
$EndComp
$Comp
L Device:C C?
U 1 1 5DAB685F
P 6300 3700
AR Path="/5D508B15/5DAB685F" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB685F" Ref="C2" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB685F" Ref="C4" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB685F" Ref="C6" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB685F" Ref="C8" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB685F" Ref="C10" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB685F" Ref="C12" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB685F" Ref="C14" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB685F" Ref="C16" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB685F" Ref="C18" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB685F" Ref="C20" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB685F" Ref="C22" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB685F" Ref="C24" Part="1"
AR Path="/5D508B15/5DC10432/5DAB685F" Ref="C26" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB685F" Ref="C28" Part="1"
AR Path="/5D508B15/5DC10446/5DAB685F" Ref="C30" Part="1"
AR Path="/5D508B15/5DC10450/5DAB685F" Ref="C32" Part="1"
F 0 "C2" V 6048 3700 50 0000 C CNN
F 1 "100n" V 6139 3700 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3550 50 0001 C CNN
F 3 "~" H 6300 3700 50 0001 C CNN
1 6300 3700
0 -1 1 0
$EndComp
Wire Wire Line
6450 3200 6550 3200
Wire Wire Line
6450 3700 6550 3700
Wire Wire Line
6150 3200 6050 3200
Wire Wire Line
6150 3700 6050 3700
Text HLabel 6550 3200 2 50 Input ~ 0
IN+
Text HLabel 6050 3200 0 50 Output ~ 0
OUT+
Text HLabel 6050 3700 0 50 Output ~ 0
OUT-
Text HLabel 6550 3700 2 50 Input ~ 0
IN-
$EndSCHEMATC

View File

@ -0,0 +1,3 @@
(fp_lib_table
(lib (name PCIexpress)(type KiCad)(uri ${KIPRJMOD}/../Library/PCIexpress.pretty)(options "")(descr ""))
)

View File

@ -0,0 +1,3 @@
(sym_lib_table
(lib (name PCIexpress)(type Legacy)(uri ${KIPRJMOD}/../Library/PCIexpress.lib)(options "")(descr ""))
)

154
PCIexpress_x4_low/term.sch Normal file
View File

@ -0,0 +1,154 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 18 10
Title "PCIexpress_x4_low"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:R R1
U 1 1 5D52DCBC
P 4750 3800
AR Path="/5D508B15/5D516DFB/5D52DCBC" Ref="R1" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52DCBC" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52DCBC" Ref="R3" Part="1"
AR Path="/5D508B15/5D761049/5D52DCBC" Ref="R5" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52DCBC" Ref="R7" Part="1"
AR Path="/5D508B15/5D87B438/5D52DCBC" Ref="R9" Part="1"
AR Path="/5D508B15/5D87B440/5D52DCBC" Ref="R11" Part="1"
AR Path="/5D508B15/5D87B446/5D52DCBC" Ref="R13" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52DCBC" Ref="R15" Part="1"
AR Path="/5D508B15/5D9667F2/5D52DCBC" Ref="R17" Part="1"
AR Path="/5D508B15/5D9667FA/5D52DCBC" Ref="R19" Part="1"
AR Path="/5D508B15/5D9E5907/5D52DCBC" Ref="R21" Part="1"
AR Path="/5D508B15/5D9E590D/5D52DCBC" Ref="R23" Part="1"
AR Path="/5D508B15/5D9E5913/5D52DCBC" Ref="R25" Part="1"
AR Path="/5D508B15/5D9E5919/5D52DCBC" Ref="R27" Part="1"
AR Path="/5D508B15/5D9E5923/5D52DCBC" Ref="R29" Part="1"
AR Path="/5D508B15/5D9E5929/5D52DCBC" Ref="R31" Part="1"
F 0 "R31" H 4820 3846 50 0000 L CNN
F 1 "49.9" H 4820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 4680 3800 50 0001 C CNN
F 3 "~" H 4750 3800 50 0001 C CNN
1 4750 3800
1 0 0 -1
$EndComp
$Comp
L Device:R R2
U 1 1 5D52E298
P 5750 3800
AR Path="/5D508B15/5D516DFB/5D52E298" Ref="R2" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E298" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E298" Ref="R4" Part="1"
AR Path="/5D508B15/5D761049/5D52E298" Ref="R6" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E298" Ref="R8" Part="1"
AR Path="/5D508B15/5D87B438/5D52E298" Ref="R10" Part="1"
AR Path="/5D508B15/5D87B440/5D52E298" Ref="R12" Part="1"
AR Path="/5D508B15/5D87B446/5D52E298" Ref="R14" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E298" Ref="R16" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E298" Ref="R18" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E298" Ref="R20" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E298" Ref="R22" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E298" Ref="R24" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E298" Ref="R26" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E298" Ref="R28" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E298" Ref="R30" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E298" Ref="R32" Part="1"
F 0 "R32" H 5820 3846 50 0000 L CNN
F 1 "49.9" H 5820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 5680 3800 50 0001 C CNN
F 3 "~" H 5750 3800 50 0001 C CNN
1 5750 3800
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0109
U 1 1 5D52E619
P 4750 4050
AR Path="/5D508B15/5D516DFB/5D52E619" Ref="#PWR0109" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E619" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E619" Ref="#PWR0111" Part="1"
AR Path="/5D508B15/5D761049/5D52E619" Ref="#PWR0113" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E619" Ref="#PWR0115" Part="1"
AR Path="/5D508B15/5D87B438/5D52E619" Ref="#PWR0117" Part="1"
AR Path="/5D508B15/5D87B440/5D52E619" Ref="#PWR0119" Part="1"
AR Path="/5D508B15/5D87B446/5D52E619" Ref="#PWR0121" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E619" Ref="#PWR0123" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E619" Ref="#PWR0125" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E619" Ref="#PWR0127" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E619" Ref="#PWR0129" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E619" Ref="#PWR0131" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E619" Ref="#PWR0133" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E619" Ref="#PWR0135" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E619" Ref="#PWR0137" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E619" Ref="#PWR0139" Part="1"
F 0 "#PWR0115" H 4750 3800 50 0001 C CNN
F 1 "GND" H 4755 3877 50 0000 C CNN
F 2 "" H 4750 4050 50 0001 C CNN
F 3 "" H 4750 4050 50 0001 C CNN
1 4750 4050
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0110
U 1 1 5D52EC15
P 5750 4050
AR Path="/5D508B15/5D516DFB/5D52EC15" Ref="#PWR0110" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52EC15" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52EC15" Ref="#PWR0112" Part="1"
AR Path="/5D508B15/5D761049/5D52EC15" Ref="#PWR0114" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52EC15" Ref="#PWR0116" Part="1"
AR Path="/5D508B15/5D87B438/5D52EC15" Ref="#PWR0118" Part="1"
AR Path="/5D508B15/5D87B440/5D52EC15" Ref="#PWR0120" Part="1"
AR Path="/5D508B15/5D87B446/5D52EC15" Ref="#PWR0122" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52EC15" Ref="#PWR0124" Part="1"
AR Path="/5D508B15/5D9667F2/5D52EC15" Ref="#PWR0126" Part="1"
AR Path="/5D508B15/5D9667FA/5D52EC15" Ref="#PWR0128" Part="1"
AR Path="/5D508B15/5D9E5907/5D52EC15" Ref="#PWR0130" Part="1"
AR Path="/5D508B15/5D9E590D/5D52EC15" Ref="#PWR0132" Part="1"
AR Path="/5D508B15/5D9E5913/5D52EC15" Ref="#PWR0134" Part="1"
AR Path="/5D508B15/5D9E5919/5D52EC15" Ref="#PWR0136" Part="1"
AR Path="/5D508B15/5D9E5923/5D52EC15" Ref="#PWR0138" Part="1"
AR Path="/5D508B15/5D9E5929/5D52EC15" Ref="#PWR0140" Part="1"
F 0 "#PWR0116" H 5750 3800 50 0001 C CNN
F 1 "GND" H 5755 3877 50 0000 C CNN
F 2 "" H 5750 4050 50 0001 C CNN
F 3 "" H 5750 4050 50 0001 C CNN
1 5750 4050
1 0 0 -1
$EndComp
Wire Wire Line
4750 3950 4750 4050
Wire Wire Line
5750 3950 5750 4050
Text HLabel 5850 3550 2 50 Input ~ 0
IN+
Text HLabel 4850 3550 2 50 Input ~ 0
IN-
Text HLabel 5650 3550 0 50 Output ~ 0
OUT+
Text HLabel 4650 3550 0 50 Output ~ 0
OUT-
Wire Wire Line
5750 3650 5750 3550
Wire Wire Line
5650 3550 5750 3550
Connection ~ 5750 3550
Wire Wire Line
5750 3550 5850 3550
Wire Wire Line
4650 3550 4750 3550
Wire Wire Line
4750 3650 4750 3550
Connection ~ 4750 3550
Wire Wire Line
4750 3550 4850 3550
$EndSCHEMATC

25
PCIexpress_x8_full/.gitignore vendored Normal file
View File

@ -0,0 +1,25 @@
# For PCBs designed using KiCad: http://www.kicad-pcb.org/
# Format documentation: http://kicad-pcb.org/help/file-formats/
# Temporary files
*.000
*.bak
*.bck
*.kicad_pcb-bak
*~
_autosave-*
*.tmp
*-save.pro
*-save.kicad_pcb
fp-info-cache
# Netlist files (exported from Eeschema)
*.net
# Autorouter files (exported from Pcbnew)
*.dsn
*.ses
# Exported BOM files
*.xml
*.csv

View File

@ -0,0 +1,800 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 8268 11693 portrait
encoding utf-8
Sheet 2 18
Title "PCIexpress_x8_full"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L PCIexpress:PCIexpress_bracket J1
U 1 1 5D51ADA7
P 2200 10750
F 0 "J1" H 2225 10796 50 0000 L CNN
F 1 "PCIexpress_bracket" H 2225 10705 50 0000 L CNN
F 2 "PCIexpress:PCIexpress_bracket_full" H 2200 10750 50 0001 C CNN
F 3 "" H 2200 10750 50 0001 C CNN
1 2200 10750
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0101
U 1 1 5D51ADB3
P 3450 6200
F 0 "#PWR0101" H 3450 5950 50 0001 C CNN
F 1 "GND" H 3455 6027 50 0000 C CNN
F 2 "" H 3450 6200 50 0001 C CNN
F 3 "" H 3450 6200 50 0001 C CNN
1 3450 6200
-1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0102
U 1 1 5D51ADB9
P 4850 6200
F 0 "#PWR0102" H 4850 5950 50 0001 C CNN
F 1 "GND" H 4855 6027 50 0000 C CNN
F 2 "" H 4850 6200 50 0001 C CNN
F 3 "" H 4850 6200 50 0001 C CNN
1 4850 6200
-1 0 0 -1
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE8A
P 3350 1700
AR Path="/5D51AE8A" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE8A" Ref="#PWR0103" Part="1"
F 0 "#PWR0103" H 3350 1550 50 0001 C CNN
F 1 "+3.3V" V 3365 1828 50 0000 L CNN
F 2 "" H 3350 1700 50 0001 C CNN
F 3 "" H 3350 1700 50 0001 C CNN
1 3350 1700
0 -1 -1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE90
P 4950 1800
AR Path="/5D51AE90" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE90" Ref="#PWR0104" Part="1"
F 0 "#PWR0104" H 4950 1650 50 0001 C CNN
F 1 "+3.3V" V 4965 1928 50 0000 L CNN
F 2 "" H 4950 1800 50 0001 C CNN
F 3 "" H 4950 1800 50 0001 C CNN
1 4950 1800
0 1 1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE96
P 4950 1900
AR Path="/5D51AE96" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE96" Ref="#PWR0105" Part="1"
F 0 "#PWR0105" H 4950 1750 50 0001 C CNN
F 1 "+3.3V" V 4965 2028 50 0000 L CNN
F 2 "" H 4950 1900 50 0001 C CNN
F 3 "" H 4950 1900 50 0001 C CNN
1 4950 1900
0 1 1 0
$EndComp
$Comp
L power:+3.3VA #PWR?
U 1 1 5D51AE9C
P 3350 1900
AR Path="/5D51AE9C" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE9C" Ref="#PWR0106" Part="1"
F 0 "#PWR0106" H 3350 1750 50 0001 C CNN
F 1 "+3.3VA" V 3365 2027 50 0000 L CNN
F 2 "" H 3350 1900 50 0001 C CNN
F 3 "" H 3350 1900 50 0001 C CNN
1 3350 1900
0 -1 -1 0
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA2
P 3450 900
AR Path="/5D51AEA2" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA2" Ref="#PWR0107" Part="1"
F 0 "#PWR0107" H 3450 750 50 0001 C CNN
F 1 "+12V" H 3465 1073 50 0000 C CNN
F 2 "" H 3450 900 50 0001 C CNN
F 3 "" H 3450 900 50 0001 C CNN
1 3450 900
1 0 0 -1
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA8
P 4850 900
AR Path="/5D51AEA8" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA8" Ref="#PWR0108" Part="1"
F 0 "#PWR0108" H 4850 750 50 0001 C CNN
F 1 "+12V" H 4865 1073 50 0000 C CNN
F 2 "" H 4850 900 50 0001 C CNN
F 3 "" H 4850 900 50 0001 C CNN
1 4850 900
1 0 0 -1
$EndComp
Text HLabel 2000 2400 0 50 Output ~ 0
PET0_P
Text HLabel 2000 2500 0 50 Output ~ 0
PET0_N
Text HLabel 4950 2300 2 50 Output ~ 0
REFCLK+
Text HLabel 4950 2400 2 50 Output ~ 0
REFCLK-
Text Notes 2800 2150 2 50 ~ 0
From mainboard transmitter to add-in card receiver\nPlace termination resistors here if necessary
Text HLabel 4950 1600 2 50 Input ~ 0
TDO
Text HLabel 4950 1700 2 50 Output ~ 0
TMS
Text HLabel 4950 1500 2 50 Output ~ 0
TDI
Text HLabel 4950 1400 2 50 Output ~ 0
TCK
Text HLabel 2000 3000 0 50 Output ~ 0
PET1_P
Text HLabel 2000 3100 0 50 Output ~ 0
PET1_N
Text HLabel 2000 3400 0 50 Output ~ 0
PET2_P
Text HLabel 2000 3500 0 50 Output ~ 0
PET2_N
Text HLabel 2000 3800 0 50 Output ~ 0
PET3_P
Text HLabel 2000 3900 0 50 Output ~ 0
PET3_N
Text HLabel 6200 3200 2 50 Input ~ 0
PER1_P
Text HLabel 6200 3300 2 50 Input ~ 0
PER1_N
Text HLabel 6200 3600 2 50 Input ~ 0
PER2_P
Text HLabel 6200 3700 2 50 Input ~ 0
PER2_N
Text HLabel 6200 4000 2 50 Input ~ 0
PER3_P
Text HLabel 6200 4100 2 50 Input ~ 0
PER3_N
Text HLabel 6200 4700 2 50 Input ~ 0
PER4_P
Text HLabel 6200 4800 2 50 Input ~ 0
PER4_N
Text HLabel 6200 5100 2 50 Input ~ 0
PER5_P
Text HLabel 6200 5200 2 50 Input ~ 0
PER5_N
Text HLabel 6200 5500 2 50 Input ~ 0
PER6_P
Text HLabel 6200 5600 2 50 Input ~ 0
PER6_N
Text HLabel 6200 5900 2 50 Input ~ 0
PER7_P
Text HLabel 6200 6000 2 50 Input ~ 0
PER7_N
Text HLabel 3350 2000 0 50 Input ~ 0
~WAKE
Text HLabel 3350 1800 0 50 Output ~ 0
~TRST
Text HLabel 3350 1400 0 50 BiDi ~ 0
SMCLK
Text HLabel 3350 1500 0 50 BiDi ~ 0
SMDAT
Text HLabel 4950 2000 2 50 Output ~ 0
~PERST
Text HLabel 4950 1000 2 50 UnSpc ~ 0
~PRSNT1
Text HLabel 3350 6000 0 50 UnSpc ~ 0
~PRSNT2x8
Text HLabel 3350 4200 0 50 UnSpc ~ 0
~PRSNT2x4
Text HLabel 3350 2700 0 50 UnSpc ~ 0
~PRSNT2x1
$Sheet
S 2100 2350 500 200
U 5D516DFB
F0 "term" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 2400 50
F3 "IN-" I R 2600 2500 50
F4 "OUT+" O L 2100 2400 50
F5 "OUT-" O L 2100 2500 50
$EndSheet
$Sheet
S 2100 2950 500 200
U 5D5DF906
F0 "sheet5D5DF900" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3000 50
F3 "IN-" I R 2600 3100 50
F4 "OUT+" O L 2100 3000 50
F5 "OUT-" O L 2100 3100 50
$EndSheet
$Sheet
S 2100 3350 500 200
U 5D761049
F0 "sheet5D761043" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3400 50
F3 "IN-" I R 2600 3500 50
F4 "OUT+" O L 2100 3400 50
F5 "OUT-" O L 2100 3500 50
$EndSheet
$Sheet
S 2100 3750 500 200
U 5D76CFC3
F0 "sheet5D76CFBD" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3800 50
F3 "IN-" I R 2600 3900 50
F4 "OUT+" O L 2100 3800 50
F5 "OUT-" O L 2100 3900 50
$EndSheet
Text HLabel 2000 4500 0 50 Output ~ 0
PET4_P
Text HLabel 2000 4600 0 50 Output ~ 0
PET4_N
Text HLabel 2000 4900 0 50 Output ~ 0
PET5_P
Text HLabel 2000 5000 0 50 Output ~ 0
PET5_N
Text HLabel 2000 5300 0 50 Output ~ 0
PET6_P
Text HLabel 2000 5400 0 50 Output ~ 0
PET6_N
$Sheet
S 2100 4450 500 200
U 5D87B438
F0 "sheet5D87B424" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 4500 50
F3 "IN-" I R 2600 4600 50
F4 "OUT+" O L 2100 4500 50
F5 "OUT-" O L 2100 4600 50
$EndSheet
$Sheet
S 2100 4850 500 200
U 5D87B440
F0 "sheet5D87B425" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 4900 50
F3 "IN-" I R 2600 5000 50
F4 "OUT+" O L 2100 4900 50
F5 "OUT-" O L 2100 5000 50
$EndSheet
$Sheet
S 2100 5250 500 200
U 5D87B446
F0 "sheet5D87B426" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 5300 50
F3 "IN-" I R 2600 5400 50
F4 "OUT+" O L 2100 5300 50
F5 "OUT-" O L 2100 5400 50
$EndSheet
Text HLabel 2000 5700 0 50 Output ~ 0
PET7_P
Text HLabel 2000 5800 0 50 Output ~ 0
PET7_N
$Sheet
S 2100 5650 500 200
U 5D88A9FD
F0 "sheet5D88A9F3" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 5700 50
F3 "IN-" I R 2600 5800 50
F4 "OUT+" O L 2100 5700 50
F5 "OUT-" O L 2100 5800 50
$EndSheet
Wire Wire Line
3450 1300 3550 1300
Wire Wire Line
3550 1600 3450 1600
Connection ~ 3450 1600
Wire Wire Line
3450 1600 3450 1300
Wire Wire Line
3550 2300 3450 2300
Connection ~ 3450 2300
Wire Wire Line
3450 2300 3450 1600
Wire Wire Line
3550 2600 3450 2600
Connection ~ 3450 2600
Wire Wire Line
3450 2600 3450 2300
Wire Wire Line
3550 2800 3450 2800
Connection ~ 3450 2800
Wire Wire Line
3450 2800 3450 2600
Wire Wire Line
3550 3200 3450 3200
Connection ~ 3450 3200
Wire Wire Line
3450 3200 3450 2800
Wire Wire Line
3550 3300 3450 3300
Connection ~ 3450 3300
Wire Wire Line
3450 3300 3450 3200
Wire Wire Line
3550 3600 3450 3600
Connection ~ 3450 3600
Wire Wire Line
3450 3600 3450 3300
Wire Wire Line
3550 3700 3450 3700
Connection ~ 3450 3700
Wire Wire Line
3450 3700 3450 3600
Wire Wire Line
3550 4000 3450 4000
Connection ~ 3450 4000
Wire Wire Line
3450 4000 3450 3700
Wire Wire Line
3550 4300 3450 4300
Connection ~ 3450 4300
Wire Wire Line
3450 4300 3450 4000
Wire Wire Line
3550 4700 3450 4700
Connection ~ 3450 4700
Wire Wire Line
3450 4700 3450 4300
Wire Wire Line
3550 4800 3450 4800
Connection ~ 3450 4800
Wire Wire Line
3450 4800 3450 4700
Wire Wire Line
3550 5100 3450 5100
Connection ~ 3450 5100
Wire Wire Line
3450 5100 3450 4800
Connection ~ 3450 5200
Wire Wire Line
3450 5200 3450 5100
Wire Wire Line
3550 5200 3450 5200
Wire Wire Line
3550 5500 3450 5500
Connection ~ 3450 5500
Wire Wire Line
3450 5500 3450 5200
Wire Wire Line
3550 5600 3450 5600
Connection ~ 3450 5600
Wire Wire Line
3450 5600 3450 5500
Wire Wire Line
3550 5900 3450 5900
Connection ~ 3450 5900
Wire Wire Line
3450 5900 3450 5600
Wire Wire Line
3550 6100 3450 6100
Wire Wire Line
3450 6100 3450 5900
Wire Wire Line
4850 1300 4750 1300
Wire Wire Line
4850 1300 4850 2200
Wire Wire Line
4750 2200 4850 2200
Connection ~ 4850 2200
Wire Wire Line
4850 2200 4850 2500
Wire Wire Line
4750 2500 4850 2500
Connection ~ 4850 2500
Wire Wire Line
4850 2500 4850 2800
Wire Wire Line
4750 2800 4850 2800
Connection ~ 4850 2800
Wire Wire Line
4850 2800 4850 3100
Wire Wire Line
4750 3100 4850 3100
Connection ~ 4850 3100
Wire Wire Line
4850 3100 4850 3400
Wire Wire Line
4750 3400 4850 3400
Connection ~ 4850 3400
Wire Wire Line
4850 3400 4850 3500
Wire Wire Line
4750 3500 4850 3500
Connection ~ 4850 3500
Wire Wire Line
4850 3500 4850 3800
Wire Wire Line
4750 3800 4850 3800
Connection ~ 4850 3800
Wire Wire Line
4850 3800 4850 3900
Wire Wire Line
4750 3900 4850 3900
Connection ~ 4850 3900
Wire Wire Line
4850 3900 4850 4200
Wire Wire Line
4750 4200 4850 4200
Connection ~ 4850 4200
Wire Wire Line
4850 4200 4850 4600
Wire Wire Line
4750 4600 4850 4600
Connection ~ 4850 4600
Wire Wire Line
4850 4600 4850 4900
Wire Wire Line
4750 4900 4850 4900
Connection ~ 4850 4900
Wire Wire Line
4850 4900 4850 5000
Wire Wire Line
4750 5000 4850 5000
Connection ~ 4850 5000
Wire Wire Line
4850 5000 4850 5300
Wire Wire Line
4750 5300 4850 5300
Connection ~ 4850 5300
Wire Wire Line
4850 5300 4850 5400
Wire Wire Line
4750 5400 4850 5400
Connection ~ 4850 5400
Wire Wire Line
4850 5400 4850 5700
Wire Wire Line
4750 5700 4850 5700
Connection ~ 4850 5700
Wire Wire Line
4850 5700 4850 5800
Wire Wire Line
4750 5800 4850 5800
Connection ~ 4850 5800
Wire Wire Line
4850 5800 4850 6100
Wire Wire Line
4750 6100 4850 6100
Wire Wire Line
4750 1000 4950 1000
Wire Wire Line
4850 900 4850 1100
Wire Wire Line
4850 1100 4750 1100
Wire Wire Line
4750 1200 4850 1200
Wire Wire Line
4850 1200 4850 1100
Connection ~ 4850 1100
Wire Wire Line
3550 1200 3450 1200
Wire Wire Line
3450 1200 3450 1100
Wire Wire Line
3550 1000 3450 1000
Connection ~ 3450 1000
Wire Wire Line
3450 1000 3450 900
Connection ~ 3450 1100
Wire Wire Line
3450 1100 3450 1000
Wire Wire Line
3450 1100 3550 1100
Wire Wire Line
3350 1700 3550 1700
Wire Wire Line
4750 1800 4950 1800
Wire Wire Line
4750 1900 4950 1900
Wire Wire Line
3350 1900 3550 1900
Wire Wire Line
2000 2400 2100 2400
Wire Wire Line
2000 2500 2100 2500
Wire Wire Line
2000 3000 2100 3000
Wire Wire Line
2000 3100 2100 3100
Wire Wire Line
4750 2300 4950 2300
Wire Wire Line
4750 2400 4950 2400
Wire Wire Line
4750 2600 5600 2600
Wire Wire Line
4750 2700 5600 2700
Wire Wire Line
2600 3400 3550 3400
Wire Wire Line
2600 3500 3550 3500
Wire Wire Line
2600 3800 3550 3800
Wire Wire Line
2600 3900 3550 3900
Wire Wire Line
4750 2000 4950 2000
Wire Wire Line
4750 1700 4950 1700
Wire Wire Line
4750 1600 4950 1600
Wire Wire Line
4750 1500 4950 1500
Wire Wire Line
4750 1400 4950 1400
Wire Wire Line
3350 1400 3550 1400
Wire Wire Line
3350 1500 3550 1500
Wire Wire Line
3350 1800 3550 1800
Wire Wire Line
3350 2000 3550 2000
Wire Wire Line
3350 4200 3550 4200
Wire Wire Line
3350 6000 3550 6000
Wire Wire Line
3550 2700 3350 2700
Wire Wire Line
2600 2400 3550 2400
Wire Wire Line
2600 2500 3550 2500
Wire Wire Line
2600 3000 3550 3000
Wire Wire Line
2600 3100 3550 3100
Wire Wire Line
2000 3400 2100 3400
Wire Wire Line
2000 3500 2100 3500
Wire Wire Line
2000 3800 2100 3800
Wire Wire Line
2000 3900 2100 3900
Wire Wire Line
2000 4500 2100 4500
Wire Wire Line
2000 4600 2100 4600
Wire Wire Line
2600 4900 3550 4900
Wire Wire Line
2600 5000 3550 5000
Wire Wire Line
2600 5300 3550 5300
Wire Wire Line
2600 5400 3550 5400
Wire Wire Line
2600 4500 3550 4500
Wire Wire Line
2600 4600 3550 4600
Wire Wire Line
2000 4900 2100 4900
Wire Wire Line
2000 5000 2100 5000
Wire Wire Line
2000 5300 2100 5300
Wire Wire Line
2000 5400 2100 5400
Wire Wire Line
2600 5700 3550 5700
Wire Wire Line
2600 5800 3550 5800
Wire Wire Line
2000 5700 2100 5700
Wire Wire Line
2000 5800 2100 5800
Wire Wire Line
6100 2700 6200 2700
Wire Wire Line
6100 2600 6200 2600
Text HLabel 6200 2700 2 50 Input ~ 0
PER0_N
Text HLabel 6200 2600 2 50 Input ~ 0
PER0_P
$Sheet
S 5600 2550 500 200
U 5DAB5272
F0 "decap" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 2600 50
F3 "OUT+" O L 5600 2600 50
F4 "OUT-" O L 5600 2700 50
F5 "IN-" I R 6100 2700 50
$EndSheet
Wire Wire Line
4750 3200 5600 3200
Wire Wire Line
4750 3300 5600 3300
Wire Wire Line
6100 3300 6200 3300
Wire Wire Line
6100 3200 6200 3200
$Sheet
S 5600 3150 500 200
U 5DB8E95F
F0 "sheet5DB8E955" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 3200 50
F3 "OUT+" O L 5600 3200 50
F4 "OUT-" O L 5600 3300 50
F5 "IN-" I R 6100 3300 50
$EndSheet
Wire Wire Line
4750 3600 5600 3600
Wire Wire Line
4750 3700 5600 3700
Wire Wire Line
6100 3700 6200 3700
Wire Wire Line
6100 3600 6200 3600
$Sheet
S 5600 3550 500 200
U 5DBA1257
F0 "sheet5DBA124D" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 3600 50
F3 "OUT+" O L 5600 3600 50
F4 "OUT-" O L 5600 3700 50
F5 "IN-" I R 6100 3700 50
$EndSheet
Wire Wire Line
4750 4100 5600 4100
Wire Wire Line
6100 4100 6200 4100
Wire Wire Line
6100 4000 6200 4000
$Sheet
S 5600 3950 500 200
U 5DBB44A0
F0 "sheet5DBB4496" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 4000 50
F3 "OUT+" O L 5600 4000 50
F4 "OUT-" O L 5600 4100 50
F5 "IN-" I R 6100 4100 50
$EndSheet
Wire Wire Line
4750 4700 5600 4700
Wire Wire Line
4750 4800 5600 4800
Wire Wire Line
6100 4800 6200 4800
Wire Wire Line
6100 4700 6200 4700
$Sheet
S 5600 4650 500 200
U 5DBC901F
F0 "sheet5DBC9013" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 4700 50
F3 "OUT+" O L 5600 4700 50
F4 "OUT-" O L 5600 4800 50
F5 "IN-" I R 6100 4800 50
$EndSheet
Wire Wire Line
4750 5100 5600 5100
Wire Wire Line
4750 5200 5600 5200
Wire Wire Line
6100 5200 6200 5200
Wire Wire Line
6100 5100 6200 5100
$Sheet
S 5600 5050 500 200
U 5DBC9029
F0 "sheet5DBC9014" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 5100 50
F3 "OUT+" O L 5600 5100 50
F4 "OUT-" O L 5600 5200 50
F5 "IN-" I R 6100 5200 50
$EndSheet
Wire Wire Line
4750 5500 5600 5500
Wire Wire Line
4750 5600 5600 5600
Wire Wire Line
6100 5600 6200 5600
Wire Wire Line
6100 5500 6200 5500
$Sheet
S 5600 5450 500 200
U 5DBC9033
F0 "sheet5DBC9015" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 5500 50
F3 "OUT+" O L 5600 5500 50
F4 "OUT-" O L 5600 5600 50
F5 "IN-" I R 6100 5600 50
$EndSheet
Wire Wire Line
4750 5900 5600 5900
Wire Wire Line
4750 6000 5600 6000
Wire Wire Line
6100 6000 6200 6000
Wire Wire Line
6100 5900 6200 5900
$Sheet
S 5600 5850 500 200
U 5DBDE98A
F0 "sheet5DBDE980" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 5900 50
F3 "OUT+" O L 5600 5900 50
F4 "OUT-" O L 5600 6000 50
F5 "IN-" I R 6100 6000 50
$EndSheet
Wire Wire Line
4750 4000 5600 4000
Text Label 4950 6000 0 50 ~ 0
_PER7_N
Text Label 4950 5900 0 50 ~ 0
_PER7_P
Text Label 4950 5600 0 50 ~ 0
_PER6_N
Text Label 4950 5500 0 50 ~ 0
_PER6_P
Text Label 4950 5200 0 50 ~ 0
_PER5_N
Text Label 4950 5100 0 50 ~ 0
_PER5_P
Text Label 4950 4800 0 50 ~ 0
_PER4_N
Text Label 4950 4700 0 50 ~ 0
_PER4_P
Text Label 4950 4100 0 50 ~ 0
_PER3_N
Text Label 4950 4000 0 50 ~ 0
_PER3_P
Text Label 4950 3700 0 50 ~ 0
_PER2_N
Text Label 4950 3600 0 50 ~ 0
_PER2_P
Text Notes 5500 2200 0 50 ~ 0
From add-in card transmitter to mainboard receiver\nPlace AC coupling capacitors here if necessary
Text Label 4950 3300 0 50 ~ 0
_PER1_N
Text Label 4950 3200 0 50 ~ 0
_PER1_P
Text Label 4950 2700 0 50 ~ 0
_PER0_N
Text Label 4950 2600 0 50 ~ 0
_PER0_P
$Comp
L PCIexpress:PCIexpress_x8 J2
U 1 1 5D548AC1
P 4150 900
F 0 "J2" H 4150 1067 50 0000 C CNN
F 1 "PCIexpress_x8" H 4150 976 50 0000 C CNN
F 2 "PCIexpress:PCIexpress_x8" H 4150 -50 50 0001 C CNN
F 3 "" H 4150 -50 50 0001 C CNN
1 4150 900
1 0 0 -1
$EndComp
Wire Wire Line
4850 6200 4850 6100
Connection ~ 4850 6100
Wire Wire Line
3450 6200 3450 6100
Connection ~ 3450 6100
$EndSCHEMATC

View File

@ -0,0 +1,229 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_bracket
#
DEF PCIexpress_PCIexpress_bracket J 0 40 Y Y 1 F N
F0 "J" 0 0 50 H V C CNN
F1 "PCIexpress_PCIexpress_bracket" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
PCIexpress_bracket_*
$ENDFPLIST
DRAW
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_x8
#
DEF PCIexpress_PCIexpress_x8 J 0 40 Y Y 1 F N
F0 "J" 0 150 50 H V C CNN
F1 "PCIexpress_PCIexpress_x8" 0 50 50 H V C CNN
F2 "PCIexpress:PCIexpress_x8" 0 -950 50 H I C CNN
F3 "" 0 -950 50 H I C CNN
DRAW
T 0 0 -3450 50 0 0 0 x4 Normal 0 C C
T 0 0 -5250 50 0 0 0 x8 Normal 0 C C
T 0 0 -1150 50 0 1 1 notch Normal 0 C C
T 0 0 -1950 50 0 1 1 x1 Normal 0 C C
S 450 0 -450 -5300 1 1 10 f
P 2 0 0 0 450 -3500 -450 -3500 N
P 2 1 1 0 450 -2000 -450 -2000 N
P 2 1 1 0 450 -1200 -450 -1200 N
X ~PRSNT1 A1 600 -100 150 L 50 50 1 1 P
X +3.3V A10 600 -1000 150 L 50 50 1 1 w
X ~PERST A11 600 -1100 150 L 50 50 1 1 O
X GND A12 600 -1300 150 L 50 50 1 1 w
X REFCLK+ A13 600 -1400 150 L 50 50 1 1 O
X REFCLK- A14 600 -1500 150 L 50 50 1 1 O
X GND A15 600 -1600 150 L 50 50 1 1 w
X PERp0 A16 600 -1700 150 L 50 50 1 1 I
X PERn0 A17 600 -1800 150 L 50 50 1 1 I
X GND A18 600 -1900 150 L 50 50 1 1 w
X RSVD A19 600 -2100 150 L 50 50 1 1 N
X +12V A2 600 -200 150 L 50 50 1 1 w
X GND A20 600 -2200 150 L 50 50 1 1 w
X PERp1 A21 600 -2300 150 L 50 50 1 1 I
X PERn1 A22 600 -2400 150 L 50 50 1 1 I
X GND A23 600 -2500 150 L 50 50 1 1 w
X GND A24 600 -2600 150 L 50 50 1 1 w
X PERp2 A25 600 -2700 150 L 50 50 1 1 I
X PERn2 A26 600 -2800 150 L 50 50 1 1 I
X GND A27 600 -2900 150 L 50 50 1 1 w
X GND A28 600 -3000 150 L 50 50 1 1 w
X PERp3 A29 600 -3100 150 L 50 50 1 1 I
X +12V A3 600 -300 150 L 50 50 1 1 w
X PERn3 A30 600 -3200 150 L 50 50 1 1 I
X GND A31 600 -3300 150 L 50 50 1 1 w
X RSVD A32 600 -3400 150 L 50 50 1 1 N
X RSVD A33 600 -3600 150 L 50 50 1 1 N
X GND A34 600 -3700 150 L 50 50 1 1 w
X PERp4 A35 600 -3800 150 L 50 50 1 1 I
X PERn4 A36 600 -3900 150 L 50 50 1 1 I
X GND A37 600 -4000 150 L 50 50 1 1 w
X GND A38 600 -4100 150 L 50 50 1 1 w
X PERp5 A39 600 -4200 150 L 50 50 1 1 I
X GND A4 600 -400 150 L 50 50 1 1 w
X PERn5 A40 600 -4300 150 L 50 50 1 1 I
X GND A41 600 -4400 150 L 50 50 1 1 w
X GND A42 600 -4500 150 L 50 50 1 1 w
X PERp6 A43 600 -4600 150 L 50 50 1 1 I
X PERn6 A44 600 -4700 150 L 50 50 1 1 I
X GND A45 600 -4800 150 L 50 50 1 1 w
X GND A46 600 -4900 150 L 50 50 1 1 w
X PERp7 A47 600 -5000 150 L 50 50 1 1 I
X PERn7 A48 600 -5100 150 L 50 50 1 1 I
X GND A49 600 -5200 150 L 50 50 1 1 w
X TCK A5 600 -500 150 L 50 50 1 1 O
X TDI A6 600 -600 150 L 50 50 1 1 O
X TDO A7 600 -700 150 L 50 50 1 1 I
X TMS A8 600 -800 150 L 50 50 1 1 O
X +3.3V A9 600 -900 150 L 50 50 1 1 w
X +12V B1 -600 -100 150 R 50 50 1 1 w
X +3.3V_aux B10 -600 -1000 150 R 50 50 1 1 w
X ~WAKE B11 -600 -1100 150 R 50 50 1 1 C
X RSVD B12 -600 -1300 150 R 50 50 1 1 N
X GND B13 -600 -1400 150 R 50 50 1 1 w
X PETp0 B14 -600 -1500 150 R 50 50 1 1 O
X PETn0 B15 -600 -1600 150 R 50 50 1 1 O
X GND B16 -600 -1700 150 R 50 50 1 1 w
X ~PRSNT2 B17 -600 -1800 150 R 50 50 1 1 P
X GND B18 -600 -1900 150 R 50 50 1 1 w
X PETp1 B19 -600 -2100 150 R 50 50 1 1 O
X +12V B2 -600 -200 150 R 50 50 1 1 w
X PETn1 B20 -600 -2200 150 R 50 50 1 1 O
X GND B21 -600 -2300 150 R 50 50 1 1 w
X GND B22 -600 -2400 150 R 50 50 1 1 w
X PETp2 B23 -600 -2500 150 R 50 50 1 1 O
X PETn2 B24 -600 -2600 150 R 50 50 1 1 O
X GND B25 -600 -2700 150 R 50 50 1 1 w
X GND B26 -600 -2800 150 R 50 50 1 1 w
X PETp3 B27 -600 -2900 150 R 50 50 1 1 O
X PETn3 B28 -600 -3000 150 R 50 50 1 1 O
X GND B29 -600 -3100 150 R 50 50 1 1 w
X +12V B3 -600 -300 150 R 50 50 1 1 w
X RSVD B30 -600 -3200 150 R 50 50 1 1 N
X ~PRSNT2 B31 -600 -3300 150 R 50 50 1 1 P
X GND B32 -600 -3400 150 R 50 50 1 1 w
X PETp4 B33 -600 -3600 150 R 50 50 1 1 O
X PETn4 B34 -600 -3700 150 R 50 50 1 1 O
X GND B35 -600 -3800 150 R 50 50 1 1 w
X GND B36 -600 -3900 150 R 50 50 1 1 w
X PETp5 B37 -600 -4000 150 R 50 50 1 1 O
X PETn5 B38 -600 -4100 150 R 50 50 1 1 O
X GND B39 -600 -4200 150 R 50 50 1 1 w
X GND B4 -600 -400 150 R 50 50 1 1 w
X GND B40 -600 -4300 150 R 50 50 1 1 w
X PETp6 B41 -600 -4400 150 R 50 50 1 1 O
X PETn6 B42 -600 -4500 150 R 50 50 1 1 O
X GND B43 -600 -4600 150 R 50 50 1 1 w
X GND B44 -600 -4700 150 R 50 50 1 1 w
X PETp7 B45 -600 -4800 150 R 50 50 1 1 O
X PETn7 B46 -600 -4900 150 R 50 50 1 1 O
X GND B47 -600 -5000 150 R 50 50 1 1 w
X ~PRSNT2 B48 -600 -5100 150 R 50 50 1 1 P
X GND B49 -600 -5200 150 R 50 50 1 1 w
X SMCLK B5 -600 -500 150 R 50 50 1 1 C
X SMDAT B6 -600 -600 150 R 50 50 1 1 C
X GND B7 -600 -700 150 R 50 50 1 1 w
X +3.3V B8 -600 -800 150 R 50 50 1 1 w
X ~TRST B9 -600 -900 150 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3VA
#
DEF power_+3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3VA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3.3VA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,294 @@
update=ven 26 lug 2019 22:25:34 CEST
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=
CopperLayerCount=4
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.08889999999999999
MinViaDiameter=0.45
MinViaDrill=0.2
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.0889
TrackWidth2=0.0889
TrackWidth3=0.127
TrackWidth4=0.2
ViaDiameter1=0.45
ViaDrill1=0.2
ViaDiameter2=0.45
ViaDrill2=0.2
ViaDiameter3=0.5
ViaDrill3=0.25
ViaDiameter4=0.55
ViaDrill4=0.3
dPairWidth1=0.2
dPairGap1=0.2
dPairViaGap1=0.25
dPairWidth2=0.2
dPairGap2=0.2
dPairViaGap2=0.2
SilkLineWidth=0.12
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.05
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0.051
SolderMaskMinWidth=0.25
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=1
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=1
Enabled=1
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=1
Enabled=1
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=1
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.0889
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/1]
Name=Diff-100-PCIe
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/2]
Name=JLC2313-100d-3.5
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.0889
dPairGap=0.1016
dPairViaGap=0.25
[pcbnew/Netclasses/3]
Name=JLC2313-100d-4
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.1016
dPairGap=0.127
dPairViaGap=0.25
[pcbnew/Netclasses/4]
Name=JLC7628-100d-8
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2032
dPairGap=0.2032
dPairViaGap=0.25

View File

@ -0,0 +1,262 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 18
Title "PCIexpress_x8_full"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Label 2350 2400 0 50 ~ 0
PET0_N
Text Label 2350 2300 0 50 ~ 0
PET0_P
Text Label 2350 2650 0 50 ~ 0
PET1_N
Text Label 2350 2550 0 50 ~ 0
PET1_P
Text Label 2350 2900 0 50 ~ 0
PET2_N
Text Label 2350 2800 0 50 ~ 0
PET2_P
Text Label 2350 3150 0 50 ~ 0
PET3_N
Text Label 2350 3050 0 50 ~ 0
PET3_P
Text Label 2350 3400 0 50 ~ 0
PET4_N
Text Label 2350 3300 0 50 ~ 0
PET4_P
Text Label 2350 3650 0 50 ~ 0
PET5_N
Text Label 2350 3550 0 50 ~ 0
PET5_P
Text Label 2350 3900 0 50 ~ 0
PET6_N
Text Label 2350 3800 0 50 ~ 0
PET6_P
Text Label 2350 4150 0 50 ~ 0
PET7_N
Text Label 2350 4050 0 50 ~ 0
PET7_P
Text Label 1250 2400 2 50 ~ 0
PER0_N
Text Label 1250 2300 2 50 ~ 0
PER0_P
Text Label 1250 2650 2 50 ~ 0
PER1_N
Text Label 1250 2550 2 50 ~ 0
PER1_P
Text Label 1250 2900 2 50 ~ 0
PER2_N
Text Label 1250 2800 2 50 ~ 0
PER2_P
Text Label 1250 3150 2 50 ~ 0
PER3_N
Text Label 1250 3050 2 50 ~ 0
PER3_P
Text Label 1250 3400 2 50 ~ 0
PER4_N
Text Label 1250 3300 2 50 ~ 0
PER4_P
Text Label 1250 3650 2 50 ~ 0
PER5_N
Text Label 1250 3550 2 50 ~ 0
PER5_P
Text Label 1250 3900 2 50 ~ 0
PER6_N
Text Label 1250 3800 2 50 ~ 0
PER6_P
Text Label 1250 4150 2 50 ~ 0
PER7_N
Text Label 1250 4050 2 50 ~ 0
PER7_P
Wire Wire Line
2250 4150 2350 4150
Wire Wire Line
2250 4050 2350 4050
Wire Wire Line
2250 3900 2350 3900
Wire Wire Line
2250 3800 2350 3800
Wire Wire Line
2250 3650 2350 3650
Wire Wire Line
2250 3550 2350 3550
Wire Wire Line
2250 3400 2350 3400
Wire Wire Line
2250 3300 2350 3300
Wire Wire Line
2250 3150 2350 3150
Wire Wire Line
2250 3050 2350 3050
Wire Wire Line
2250 2900 2350 2900
Wire Wire Line
2250 2800 2350 2800
Wire Wire Line
1250 4150 1350 4150
Wire Wire Line
1250 4050 1350 4050
Wire Wire Line
1250 3900 1350 3900
Wire Wire Line
1250 3800 1350 3800
Wire Wire Line
1250 3650 1350 3650
Wire Wire Line
1250 3550 1350 3550
Wire Wire Line
1250 3400 1350 3400
Wire Wire Line
1250 3300 1350 3300
Wire Wire Line
1250 3150 1350 3150
Wire Wire Line
1250 3050 1350 3050
Wire Wire Line
1250 2900 1350 2900
Wire Wire Line
1250 2800 1350 2800
Wire Wire Line
1250 2650 1350 2650
Wire Wire Line
1250 2550 1350 2550
Wire Wire Line
1250 2400 1350 2400
Wire Wire Line
1250 2300 1350 2300
Wire Wire Line
2250 2650 2350 2650
Wire Wire Line
2250 2550 2350 2550
Wire Wire Line
2250 2400 2350 2400
Wire Wire Line
2250 2300 2350 2300
Text Label 2350 2000 0 50 ~ 0
REFCLK+
Text Label 2350 2100 0 50 ~ 0
REFCLK-
Text Label 2350 1850 0 50 ~ 0
~PERST
Text Label 2350 1700 0 50 ~ 0
~TRST
Text Label 2350 1600 0 50 ~ 0
TDI
Text Label 2350 1500 0 50 ~ 0
TCK
Text Label 2350 1400 0 50 ~ 0
TMS
Text Label 1250 2000 2 50 ~ 0
SMCLK
Text Label 1250 2100 2 50 ~ 0
SMDAT
Text Label 1250 1850 2 50 ~ 0
~WAKE
Text Label 1250 1700 2 50 ~ 0
TDO
Text Label 1250 1150 2 50 ~ 0
~PRSNT1
Text Label 1250 1250 2 50 ~ 0
~PRSNT2x1
Text Label 1250 1350 2 50 ~ 0
~PRSNT2x4
Text Label 1250 1450 2 50 ~ 0
~PRSNT2x8
Text Label 1250 1550 2 50 ~ 0
~PRSNT2x16
Wire Wire Line
1250 2100 1350 2100
Wire Wire Line
1250 2000 1350 2000
Wire Wire Line
2250 2100 2350 2100
Wire Wire Line
2250 2000 2350 2000
Wire Wire Line
2250 1700 2350 1700
Wire Wire Line
2250 1600 2350 1600
Wire Wire Line
2250 1500 2350 1500
Wire Wire Line
2250 1400 2350 1400
Wire Wire Line
1250 1550 1350 1550
Wire Wire Line
1250 1450 1350 1450
Wire Wire Line
1250 1350 1350 1350
Wire Wire Line
1250 1250 1350 1250
Wire Wire Line
1250 1700 1350 1700
Wire Wire Line
1250 1850 1350 1850
Wire Wire Line
1250 1150 1350 1150
Wire Wire Line
2250 1850 2350 1850
$Sheet
S 1350 1050 900 3200
U 5D508B15
F0 "PCIexpress_connector" 50
F1 "PCIexpress_connector.sch" 50
F2 "PET0_P" O R 2250 2300 50
F3 "PET0_N" O R 2250 2400 50
F4 "REFCLK+" O R 2250 2000 50
F5 "REFCLK-" O R 2250 2100 50
F6 "~PRSNT2x16" U L 1350 1550 50
F7 "TDO" I L 1350 1700 50
F8 "TMS" O R 2250 1400 50
F9 "TDI" O R 2250 1600 50
F10 "TCK" O R 2250 1500 50
F11 "PET1_P" O R 2250 2550 50
F12 "PET1_N" O R 2250 2650 50
F13 "PET2_P" O R 2250 2800 50
F14 "PET2_N" O R 2250 2900 50
F15 "PET3_P" O R 2250 3050 50
F16 "PET3_N" O R 2250 3150 50
F17 "PER1_P" I L 1350 2550 50
F18 "PER1_N" I L 1350 2650 50
F19 "PER2_P" I L 1350 2800 50
F20 "PER2_N" I L 1350 2900 50
F21 "PER3_P" I L 1350 3050 50
F22 "PER3_N" I L 1350 3150 50
F23 "PER4_P" I L 1350 3300 50
F24 "PER4_N" I L 1350 3400 50
F25 "PER5_P" I L 1350 3550 50
F26 "PER5_N" I L 1350 3650 50
F27 "PER6_P" I L 1350 3800 50
F28 "PER6_N" I L 1350 3900 50
F29 "PER7_P" I L 1350 4050 50
F30 "PER7_N" I L 1350 4150 50
F31 "~WAKE" I L 1350 1850 50
F32 "~TRST" O R 2250 1700 50
F33 "SMCLK" B L 1350 2000 50
F34 "SMDAT" B L 1350 2100 50
F35 "~PERST" O R 2250 1850 50
F36 "~PRSNT1" U L 1350 1150 50
F37 "~PRSNT2x8" U L 1350 1450 50
F38 "~PRSNT2x4" U L 1350 1350 50
F39 "~PRSNT2x1" U L 1350 1250 50
F40 "PET4_P" O R 2250 3300 50
F41 "PET4_N" O R 2250 3400 50
F42 "PET5_P" O R 2250 3550 50
F43 "PET5_N" O R 2250 3650 50
F44 "PET6_P" O R 2250 3800 50
F45 "PET6_N" O R 2250 3900 50
F46 "PET7_P" O R 2250 4050 50
F47 "PET7_N" O R 2250 4150 50
F48 "PER0_N" I L 1350 2400 50
F49 "PER0_P" I L 1350 2300 50
$EndSheet
$EndSCHEMATC

View File

@ -0,0 +1,88 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 11 18
Title "PCIexpress_x8_full"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:C C?
U 1 1 5DAB6859
P 6300 3200
AR Path="/5D508B15/5DAB6859" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB6859" Ref="C1" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB6859" Ref="C3" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB6859" Ref="C5" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB6859" Ref="C7" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB6859" Ref="C9" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB6859" Ref="C11" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB6859" Ref="C13" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB6859" Ref="C15" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB6859" Ref="C17" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB6859" Ref="C19" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB6859" Ref="C21" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB6859" Ref="C23" Part="1"
AR Path="/5D508B15/5DC10432/5DAB6859" Ref="C25" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB6859" Ref="C27" Part="1"
AR Path="/5D508B15/5DC10446/5DAB6859" Ref="C29" Part="1"
AR Path="/5D508B15/5DC10450/5DAB6859" Ref="C31" Part="1"
F 0 "C1" V 6048 3200 50 0000 C CNN
F 1 "100n" V 6139 3200 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3050 50 0001 C CNN
F 3 "~" H 6300 3200 50 0001 C CNN
1 6300 3200
0 1 1 0
$EndComp
$Comp
L Device:C C?
U 1 1 5DAB685F
P 6300 3700
AR Path="/5D508B15/5DAB685F" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB685F" Ref="C2" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB685F" Ref="C4" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB685F" Ref="C6" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB685F" Ref="C8" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB685F" Ref="C10" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB685F" Ref="C12" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB685F" Ref="C14" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB685F" Ref="C16" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB685F" Ref="C18" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB685F" Ref="C20" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB685F" Ref="C22" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB685F" Ref="C24" Part="1"
AR Path="/5D508B15/5DC10432/5DAB685F" Ref="C26" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB685F" Ref="C28" Part="1"
AR Path="/5D508B15/5DC10446/5DAB685F" Ref="C30" Part="1"
AR Path="/5D508B15/5DC10450/5DAB685F" Ref="C32" Part="1"
F 0 "C2" V 6048 3700 50 0000 C CNN
F 1 "100n" V 6139 3700 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3550 50 0001 C CNN
F 3 "~" H 6300 3700 50 0001 C CNN
1 6300 3700
0 -1 1 0
$EndComp
Wire Wire Line
6450 3200 6550 3200
Wire Wire Line
6450 3700 6550 3700
Wire Wire Line
6150 3200 6050 3200
Wire Wire Line
6150 3700 6050 3700
Text HLabel 6550 3200 2 50 Input ~ 0
IN+
Text HLabel 6050 3200 0 50 Output ~ 0
OUT+
Text HLabel 6050 3700 0 50 Output ~ 0
OUT-
Text HLabel 6550 3700 2 50 Input ~ 0
IN-
$EndSCHEMATC

View File

@ -0,0 +1,3 @@
(fp_lib_table
(lib (name PCIexpress)(type KiCad)(uri ${KIPRJMOD}/../Library/PCIexpress.pretty)(options "")(descr ""))
)

View File

@ -0,0 +1,3 @@
(sym_lib_table
(lib (name PCIexpress)(type Legacy)(uri ${KIPRJMOD}/../Library/PCIexpress.lib)(options "")(descr ""))
)

154
PCIexpress_x8_full/term.sch Normal file
View File

@ -0,0 +1,154 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 18 18
Title "PCIexpress_x8_full"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:R R1
U 1 1 5D52DCBC
P 4750 3800
AR Path="/5D508B15/5D516DFB/5D52DCBC" Ref="R1" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52DCBC" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52DCBC" Ref="R3" Part="1"
AR Path="/5D508B15/5D761049/5D52DCBC" Ref="R5" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52DCBC" Ref="R7" Part="1"
AR Path="/5D508B15/5D87B438/5D52DCBC" Ref="R9" Part="1"
AR Path="/5D508B15/5D87B440/5D52DCBC" Ref="R11" Part="1"
AR Path="/5D508B15/5D87B446/5D52DCBC" Ref="R13" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52DCBC" Ref="R15" Part="1"
AR Path="/5D508B15/5D9667F2/5D52DCBC" Ref="R17" Part="1"
AR Path="/5D508B15/5D9667FA/5D52DCBC" Ref="R19" Part="1"
AR Path="/5D508B15/5D9E5907/5D52DCBC" Ref="R21" Part="1"
AR Path="/5D508B15/5D9E590D/5D52DCBC" Ref="R23" Part="1"
AR Path="/5D508B15/5D9E5913/5D52DCBC" Ref="R25" Part="1"
AR Path="/5D508B15/5D9E5919/5D52DCBC" Ref="R27" Part="1"
AR Path="/5D508B15/5D9E5923/5D52DCBC" Ref="R29" Part="1"
AR Path="/5D508B15/5D9E5929/5D52DCBC" Ref="R31" Part="1"
F 0 "R15" H 4820 3846 50 0000 L CNN
F 1 "49.9" H 4820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 4680 3800 50 0001 C CNN
F 3 "~" H 4750 3800 50 0001 C CNN
1 4750 3800
1 0 0 -1
$EndComp
$Comp
L Device:R R2
U 1 1 5D52E298
P 5750 3800
AR Path="/5D508B15/5D516DFB/5D52E298" Ref="R2" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E298" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E298" Ref="R4" Part="1"
AR Path="/5D508B15/5D761049/5D52E298" Ref="R6" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E298" Ref="R8" Part="1"
AR Path="/5D508B15/5D87B438/5D52E298" Ref="R10" Part="1"
AR Path="/5D508B15/5D87B440/5D52E298" Ref="R12" Part="1"
AR Path="/5D508B15/5D87B446/5D52E298" Ref="R14" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E298" Ref="R16" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E298" Ref="R18" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E298" Ref="R20" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E298" Ref="R22" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E298" Ref="R24" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E298" Ref="R26" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E298" Ref="R28" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E298" Ref="R30" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E298" Ref="R32" Part="1"
F 0 "R16" H 5820 3846 50 0000 L CNN
F 1 "49.9" H 5820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 5680 3800 50 0001 C CNN
F 3 "~" H 5750 3800 50 0001 C CNN
1 5750 3800
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0109
U 1 1 5D52E619
P 4750 4050
AR Path="/5D508B15/5D516DFB/5D52E619" Ref="#PWR0109" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E619" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E619" Ref="#PWR0111" Part="1"
AR Path="/5D508B15/5D761049/5D52E619" Ref="#PWR0113" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E619" Ref="#PWR0115" Part="1"
AR Path="/5D508B15/5D87B438/5D52E619" Ref="#PWR0117" Part="1"
AR Path="/5D508B15/5D87B440/5D52E619" Ref="#PWR0119" Part="1"
AR Path="/5D508B15/5D87B446/5D52E619" Ref="#PWR0121" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E619" Ref="#PWR0123" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E619" Ref="#PWR0125" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E619" Ref="#PWR0127" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E619" Ref="#PWR0129" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E619" Ref="#PWR0131" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E619" Ref="#PWR0133" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E619" Ref="#PWR0135" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E619" Ref="#PWR0137" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E619" Ref="#PWR0139" Part="1"
F 0 "#PWR0123" H 4750 3800 50 0001 C CNN
F 1 "GND" H 4755 3877 50 0000 C CNN
F 2 "" H 4750 4050 50 0001 C CNN
F 3 "" H 4750 4050 50 0001 C CNN
1 4750 4050
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0110
U 1 1 5D52EC15
P 5750 4050
AR Path="/5D508B15/5D516DFB/5D52EC15" Ref="#PWR0110" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52EC15" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52EC15" Ref="#PWR0112" Part="1"
AR Path="/5D508B15/5D761049/5D52EC15" Ref="#PWR0114" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52EC15" Ref="#PWR0116" Part="1"
AR Path="/5D508B15/5D87B438/5D52EC15" Ref="#PWR0118" Part="1"
AR Path="/5D508B15/5D87B440/5D52EC15" Ref="#PWR0120" Part="1"
AR Path="/5D508B15/5D87B446/5D52EC15" Ref="#PWR0122" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52EC15" Ref="#PWR0124" Part="1"
AR Path="/5D508B15/5D9667F2/5D52EC15" Ref="#PWR0126" Part="1"
AR Path="/5D508B15/5D9667FA/5D52EC15" Ref="#PWR0128" Part="1"
AR Path="/5D508B15/5D9E5907/5D52EC15" Ref="#PWR0130" Part="1"
AR Path="/5D508B15/5D9E590D/5D52EC15" Ref="#PWR0132" Part="1"
AR Path="/5D508B15/5D9E5913/5D52EC15" Ref="#PWR0134" Part="1"
AR Path="/5D508B15/5D9E5919/5D52EC15" Ref="#PWR0136" Part="1"
AR Path="/5D508B15/5D9E5923/5D52EC15" Ref="#PWR0138" Part="1"
AR Path="/5D508B15/5D9E5929/5D52EC15" Ref="#PWR0140" Part="1"
F 0 "#PWR0124" H 5750 3800 50 0001 C CNN
F 1 "GND" H 5755 3877 50 0000 C CNN
F 2 "" H 5750 4050 50 0001 C CNN
F 3 "" H 5750 4050 50 0001 C CNN
1 5750 4050
1 0 0 -1
$EndComp
Wire Wire Line
4750 3950 4750 4050
Wire Wire Line
5750 3950 5750 4050
Text HLabel 5850 3550 2 50 Input ~ 0
IN+
Text HLabel 4850 3550 2 50 Input ~ 0
IN-
Text HLabel 5650 3550 0 50 Output ~ 0
OUT+
Text HLabel 4650 3550 0 50 Output ~ 0
OUT-
Wire Wire Line
5750 3650 5750 3550
Wire Wire Line
5650 3550 5750 3550
Connection ~ 5750 3550
Wire Wire Line
5750 3550 5850 3550
Wire Wire Line
4650 3550 4750 3550
Wire Wire Line
4750 3650 4750 3550
Connection ~ 4750 3550
Wire Wire Line
4750 3550 4850 3550
$EndSCHEMATC

25
PCIexpress_x8_half/.gitignore vendored Normal file
View File

@ -0,0 +1,25 @@
# For PCBs designed using KiCad: http://www.kicad-pcb.org/
# Format documentation: http://kicad-pcb.org/help/file-formats/
# Temporary files
*.000
*.bak
*.bck
*.kicad_pcb-bak
*~
_autosave-*
*.tmp
*-save.pro
*-save.kicad_pcb
fp-info-cache
# Netlist files (exported from Eeschema)
*.net
# Autorouter files (exported from Pcbnew)
*.dsn
*.ses
# Exported BOM files
*.xml
*.csv

View File

@ -0,0 +1,800 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 8268 11693 portrait
encoding utf-8
Sheet 2 18
Title "PCIexpress_x8_half"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L PCIexpress:PCIexpress_bracket J1
U 1 1 5D51ADA7
P 2200 10750
F 0 "J1" H 2225 10796 50 0000 L CNN
F 1 "PCIexpress_bracket" H 2225 10705 50 0000 L CNN
F 2 "PCIexpress:PCIexpress_bracket_full" H 2200 10750 50 0001 C CNN
F 3 "" H 2200 10750 50 0001 C CNN
1 2200 10750
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0101
U 1 1 5D51ADB3
P 3450 6200
F 0 "#PWR0101" H 3450 5950 50 0001 C CNN
F 1 "GND" H 3455 6027 50 0000 C CNN
F 2 "" H 3450 6200 50 0001 C CNN
F 3 "" H 3450 6200 50 0001 C CNN
1 3450 6200
-1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0102
U 1 1 5D51ADB9
P 4850 6200
F 0 "#PWR0102" H 4850 5950 50 0001 C CNN
F 1 "GND" H 4855 6027 50 0000 C CNN
F 2 "" H 4850 6200 50 0001 C CNN
F 3 "" H 4850 6200 50 0001 C CNN
1 4850 6200
-1 0 0 -1
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE8A
P 3350 1700
AR Path="/5D51AE8A" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE8A" Ref="#PWR0103" Part="1"
F 0 "#PWR0103" H 3350 1550 50 0001 C CNN
F 1 "+3.3V" V 3365 1828 50 0000 L CNN
F 2 "" H 3350 1700 50 0001 C CNN
F 3 "" H 3350 1700 50 0001 C CNN
1 3350 1700
0 -1 -1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE90
P 4950 1800
AR Path="/5D51AE90" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE90" Ref="#PWR0104" Part="1"
F 0 "#PWR0104" H 4950 1650 50 0001 C CNN
F 1 "+3.3V" V 4965 1928 50 0000 L CNN
F 2 "" H 4950 1800 50 0001 C CNN
F 3 "" H 4950 1800 50 0001 C CNN
1 4950 1800
0 1 1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE96
P 4950 1900
AR Path="/5D51AE96" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE96" Ref="#PWR0105" Part="1"
F 0 "#PWR0105" H 4950 1750 50 0001 C CNN
F 1 "+3.3V" V 4965 2028 50 0000 L CNN
F 2 "" H 4950 1900 50 0001 C CNN
F 3 "" H 4950 1900 50 0001 C CNN
1 4950 1900
0 1 1 0
$EndComp
$Comp
L power:+3.3VA #PWR?
U 1 1 5D51AE9C
P 3350 1900
AR Path="/5D51AE9C" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE9C" Ref="#PWR0106" Part="1"
F 0 "#PWR0106" H 3350 1750 50 0001 C CNN
F 1 "+3.3VA" V 3365 2027 50 0000 L CNN
F 2 "" H 3350 1900 50 0001 C CNN
F 3 "" H 3350 1900 50 0001 C CNN
1 3350 1900
0 -1 -1 0
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA2
P 3450 900
AR Path="/5D51AEA2" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA2" Ref="#PWR0107" Part="1"
F 0 "#PWR0107" H 3450 750 50 0001 C CNN
F 1 "+12V" H 3465 1073 50 0000 C CNN
F 2 "" H 3450 900 50 0001 C CNN
F 3 "" H 3450 900 50 0001 C CNN
1 3450 900
1 0 0 -1
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA8
P 4850 900
AR Path="/5D51AEA8" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA8" Ref="#PWR0108" Part="1"
F 0 "#PWR0108" H 4850 750 50 0001 C CNN
F 1 "+12V" H 4865 1073 50 0000 C CNN
F 2 "" H 4850 900 50 0001 C CNN
F 3 "" H 4850 900 50 0001 C CNN
1 4850 900
1 0 0 -1
$EndComp
Text HLabel 2000 2400 0 50 Output ~ 0
PET0_P
Text HLabel 2000 2500 0 50 Output ~ 0
PET0_N
Text HLabel 4950 2300 2 50 Output ~ 0
REFCLK+
Text HLabel 4950 2400 2 50 Output ~ 0
REFCLK-
Text Notes 2800 2150 2 50 ~ 0
From mainboard transmitter to add-in card receiver\nPlace termination resistors here if necessary
Text HLabel 4950 1600 2 50 Input ~ 0
TDO
Text HLabel 4950 1700 2 50 Output ~ 0
TMS
Text HLabel 4950 1500 2 50 Output ~ 0
TDI
Text HLabel 4950 1400 2 50 Output ~ 0
TCK
Text HLabel 2000 3000 0 50 Output ~ 0
PET1_P
Text HLabel 2000 3100 0 50 Output ~ 0
PET1_N
Text HLabel 2000 3400 0 50 Output ~ 0
PET2_P
Text HLabel 2000 3500 0 50 Output ~ 0
PET2_N
Text HLabel 2000 3800 0 50 Output ~ 0
PET3_P
Text HLabel 2000 3900 0 50 Output ~ 0
PET3_N
Text HLabel 6200 3200 2 50 Input ~ 0
PER1_P
Text HLabel 6200 3300 2 50 Input ~ 0
PER1_N
Text HLabel 6200 3600 2 50 Input ~ 0
PER2_P
Text HLabel 6200 3700 2 50 Input ~ 0
PER2_N
Text HLabel 6200 4000 2 50 Input ~ 0
PER3_P
Text HLabel 6200 4100 2 50 Input ~ 0
PER3_N
Text HLabel 6200 4700 2 50 Input ~ 0
PER4_P
Text HLabel 6200 4800 2 50 Input ~ 0
PER4_N
Text HLabel 6200 5100 2 50 Input ~ 0
PER5_P
Text HLabel 6200 5200 2 50 Input ~ 0
PER5_N
Text HLabel 6200 5500 2 50 Input ~ 0
PER6_P
Text HLabel 6200 5600 2 50 Input ~ 0
PER6_N
Text HLabel 6200 5900 2 50 Input ~ 0
PER7_P
Text HLabel 6200 6000 2 50 Input ~ 0
PER7_N
Text HLabel 3350 2000 0 50 Input ~ 0
~WAKE
Text HLabel 3350 1800 0 50 Output ~ 0
~TRST
Text HLabel 3350 1400 0 50 BiDi ~ 0
SMCLK
Text HLabel 3350 1500 0 50 BiDi ~ 0
SMDAT
Text HLabel 4950 2000 2 50 Output ~ 0
~PERST
Text HLabel 4950 1000 2 50 UnSpc ~ 0
~PRSNT1
Text HLabel 3350 6000 0 50 UnSpc ~ 0
~PRSNT2x8
Text HLabel 3350 4200 0 50 UnSpc ~ 0
~PRSNT2x4
Text HLabel 3350 2700 0 50 UnSpc ~ 0
~PRSNT2x1
$Sheet
S 2100 2350 500 200
U 5D516DFB
F0 "term" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 2400 50
F3 "IN-" I R 2600 2500 50
F4 "OUT+" O L 2100 2400 50
F5 "OUT-" O L 2100 2500 50
$EndSheet
$Sheet
S 2100 2950 500 200
U 5D5DF906
F0 "sheet5D5DF900" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3000 50
F3 "IN-" I R 2600 3100 50
F4 "OUT+" O L 2100 3000 50
F5 "OUT-" O L 2100 3100 50
$EndSheet
$Sheet
S 2100 3350 500 200
U 5D761049
F0 "sheet5D761043" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3400 50
F3 "IN-" I R 2600 3500 50
F4 "OUT+" O L 2100 3400 50
F5 "OUT-" O L 2100 3500 50
$EndSheet
$Sheet
S 2100 3750 500 200
U 5D76CFC3
F0 "sheet5D76CFBD" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3800 50
F3 "IN-" I R 2600 3900 50
F4 "OUT+" O L 2100 3800 50
F5 "OUT-" O L 2100 3900 50
$EndSheet
Text HLabel 2000 4500 0 50 Output ~ 0
PET4_P
Text HLabel 2000 4600 0 50 Output ~ 0
PET4_N
Text HLabel 2000 4900 0 50 Output ~ 0
PET5_P
Text HLabel 2000 5000 0 50 Output ~ 0
PET5_N
Text HLabel 2000 5300 0 50 Output ~ 0
PET6_P
Text HLabel 2000 5400 0 50 Output ~ 0
PET6_N
$Sheet
S 2100 4450 500 200
U 5D87B438
F0 "sheet5D87B424" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 4500 50
F3 "IN-" I R 2600 4600 50
F4 "OUT+" O L 2100 4500 50
F5 "OUT-" O L 2100 4600 50
$EndSheet
$Sheet
S 2100 4850 500 200
U 5D87B440
F0 "sheet5D87B425" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 4900 50
F3 "IN-" I R 2600 5000 50
F4 "OUT+" O L 2100 4900 50
F5 "OUT-" O L 2100 5000 50
$EndSheet
$Sheet
S 2100 5250 500 200
U 5D87B446
F0 "sheet5D87B426" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 5300 50
F3 "IN-" I R 2600 5400 50
F4 "OUT+" O L 2100 5300 50
F5 "OUT-" O L 2100 5400 50
$EndSheet
Text HLabel 2000 5700 0 50 Output ~ 0
PET7_P
Text HLabel 2000 5800 0 50 Output ~ 0
PET7_N
$Sheet
S 2100 5650 500 200
U 5D88A9FD
F0 "sheet5D88A9F3" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 5700 50
F3 "IN-" I R 2600 5800 50
F4 "OUT+" O L 2100 5700 50
F5 "OUT-" O L 2100 5800 50
$EndSheet
Wire Wire Line
3450 1300 3550 1300
Wire Wire Line
3550 1600 3450 1600
Connection ~ 3450 1600
Wire Wire Line
3450 1600 3450 1300
Wire Wire Line
3550 2300 3450 2300
Connection ~ 3450 2300
Wire Wire Line
3450 2300 3450 1600
Wire Wire Line
3550 2600 3450 2600
Connection ~ 3450 2600
Wire Wire Line
3450 2600 3450 2300
Wire Wire Line
3550 2800 3450 2800
Connection ~ 3450 2800
Wire Wire Line
3450 2800 3450 2600
Wire Wire Line
3550 3200 3450 3200
Connection ~ 3450 3200
Wire Wire Line
3450 3200 3450 2800
Wire Wire Line
3550 3300 3450 3300
Connection ~ 3450 3300
Wire Wire Line
3450 3300 3450 3200
Wire Wire Line
3550 3600 3450 3600
Connection ~ 3450 3600
Wire Wire Line
3450 3600 3450 3300
Wire Wire Line
3550 3700 3450 3700
Connection ~ 3450 3700
Wire Wire Line
3450 3700 3450 3600
Wire Wire Line
3550 4000 3450 4000
Connection ~ 3450 4000
Wire Wire Line
3450 4000 3450 3700
Wire Wire Line
3550 4300 3450 4300
Connection ~ 3450 4300
Wire Wire Line
3450 4300 3450 4000
Wire Wire Line
3550 4700 3450 4700
Connection ~ 3450 4700
Wire Wire Line
3450 4700 3450 4300
Wire Wire Line
3550 4800 3450 4800
Connection ~ 3450 4800
Wire Wire Line
3450 4800 3450 4700
Wire Wire Line
3550 5100 3450 5100
Connection ~ 3450 5100
Wire Wire Line
3450 5100 3450 4800
Connection ~ 3450 5200
Wire Wire Line
3450 5200 3450 5100
Wire Wire Line
3550 5200 3450 5200
Wire Wire Line
3550 5500 3450 5500
Connection ~ 3450 5500
Wire Wire Line
3450 5500 3450 5200
Wire Wire Line
3550 5600 3450 5600
Connection ~ 3450 5600
Wire Wire Line
3450 5600 3450 5500
Wire Wire Line
3550 5900 3450 5900
Connection ~ 3450 5900
Wire Wire Line
3450 5900 3450 5600
Wire Wire Line
3550 6100 3450 6100
Wire Wire Line
3450 6100 3450 5900
Wire Wire Line
4850 1300 4750 1300
Wire Wire Line
4850 1300 4850 2200
Wire Wire Line
4750 2200 4850 2200
Connection ~ 4850 2200
Wire Wire Line
4850 2200 4850 2500
Wire Wire Line
4750 2500 4850 2500
Connection ~ 4850 2500
Wire Wire Line
4850 2500 4850 2800
Wire Wire Line
4750 2800 4850 2800
Connection ~ 4850 2800
Wire Wire Line
4850 2800 4850 3100
Wire Wire Line
4750 3100 4850 3100
Connection ~ 4850 3100
Wire Wire Line
4850 3100 4850 3400
Wire Wire Line
4750 3400 4850 3400
Connection ~ 4850 3400
Wire Wire Line
4850 3400 4850 3500
Wire Wire Line
4750 3500 4850 3500
Connection ~ 4850 3500
Wire Wire Line
4850 3500 4850 3800
Wire Wire Line
4750 3800 4850 3800
Connection ~ 4850 3800
Wire Wire Line
4850 3800 4850 3900
Wire Wire Line
4750 3900 4850 3900
Connection ~ 4850 3900
Wire Wire Line
4850 3900 4850 4200
Wire Wire Line
4750 4200 4850 4200
Connection ~ 4850 4200
Wire Wire Line
4850 4200 4850 4600
Wire Wire Line
4750 4600 4850 4600
Connection ~ 4850 4600
Wire Wire Line
4850 4600 4850 4900
Wire Wire Line
4750 4900 4850 4900
Connection ~ 4850 4900
Wire Wire Line
4850 4900 4850 5000
Wire Wire Line
4750 5000 4850 5000
Connection ~ 4850 5000
Wire Wire Line
4850 5000 4850 5300
Wire Wire Line
4750 5300 4850 5300
Connection ~ 4850 5300
Wire Wire Line
4850 5300 4850 5400
Wire Wire Line
4750 5400 4850 5400
Connection ~ 4850 5400
Wire Wire Line
4850 5400 4850 5700
Wire Wire Line
4750 5700 4850 5700
Connection ~ 4850 5700
Wire Wire Line
4850 5700 4850 5800
Wire Wire Line
4750 5800 4850 5800
Connection ~ 4850 5800
Wire Wire Line
4850 5800 4850 6100
Wire Wire Line
4750 6100 4850 6100
Wire Wire Line
4750 1000 4950 1000
Wire Wire Line
4850 900 4850 1100
Wire Wire Line
4850 1100 4750 1100
Wire Wire Line
4750 1200 4850 1200
Wire Wire Line
4850 1200 4850 1100
Connection ~ 4850 1100
Wire Wire Line
3550 1200 3450 1200
Wire Wire Line
3450 1200 3450 1100
Wire Wire Line
3550 1000 3450 1000
Connection ~ 3450 1000
Wire Wire Line
3450 1000 3450 900
Connection ~ 3450 1100
Wire Wire Line
3450 1100 3450 1000
Wire Wire Line
3450 1100 3550 1100
Wire Wire Line
3350 1700 3550 1700
Wire Wire Line
4750 1800 4950 1800
Wire Wire Line
4750 1900 4950 1900
Wire Wire Line
3350 1900 3550 1900
Wire Wire Line
2000 2400 2100 2400
Wire Wire Line
2000 2500 2100 2500
Wire Wire Line
2000 3000 2100 3000
Wire Wire Line
2000 3100 2100 3100
Wire Wire Line
4750 2300 4950 2300
Wire Wire Line
4750 2400 4950 2400
Wire Wire Line
4750 2600 5600 2600
Wire Wire Line
4750 2700 5600 2700
Wire Wire Line
2600 3400 3550 3400
Wire Wire Line
2600 3500 3550 3500
Wire Wire Line
2600 3800 3550 3800
Wire Wire Line
2600 3900 3550 3900
Wire Wire Line
4750 2000 4950 2000
Wire Wire Line
4750 1700 4950 1700
Wire Wire Line
4750 1600 4950 1600
Wire Wire Line
4750 1500 4950 1500
Wire Wire Line
4750 1400 4950 1400
Wire Wire Line
3350 1400 3550 1400
Wire Wire Line
3350 1500 3550 1500
Wire Wire Line
3350 1800 3550 1800
Wire Wire Line
3350 2000 3550 2000
Wire Wire Line
3350 4200 3550 4200
Wire Wire Line
3350 6000 3550 6000
Wire Wire Line
3550 2700 3350 2700
Wire Wire Line
2600 2400 3550 2400
Wire Wire Line
2600 2500 3550 2500
Wire Wire Line
2600 3000 3550 3000
Wire Wire Line
2600 3100 3550 3100
Wire Wire Line
2000 3400 2100 3400
Wire Wire Line
2000 3500 2100 3500
Wire Wire Line
2000 3800 2100 3800
Wire Wire Line
2000 3900 2100 3900
Wire Wire Line
2000 4500 2100 4500
Wire Wire Line
2000 4600 2100 4600
Wire Wire Line
2600 4900 3550 4900
Wire Wire Line
2600 5000 3550 5000
Wire Wire Line
2600 5300 3550 5300
Wire Wire Line
2600 5400 3550 5400
Wire Wire Line
2600 4500 3550 4500
Wire Wire Line
2600 4600 3550 4600
Wire Wire Line
2000 4900 2100 4900
Wire Wire Line
2000 5000 2100 5000
Wire Wire Line
2000 5300 2100 5300
Wire Wire Line
2000 5400 2100 5400
Wire Wire Line
2600 5700 3550 5700
Wire Wire Line
2600 5800 3550 5800
Wire Wire Line
2000 5700 2100 5700
Wire Wire Line
2000 5800 2100 5800
Wire Wire Line
6100 2700 6200 2700
Wire Wire Line
6100 2600 6200 2600
Text HLabel 6200 2700 2 50 Input ~ 0
PER0_N
Text HLabel 6200 2600 2 50 Input ~ 0
PER0_P
$Sheet
S 5600 2550 500 200
U 5DAB5272
F0 "decap" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 2600 50
F3 "OUT+" O L 5600 2600 50
F4 "OUT-" O L 5600 2700 50
F5 "IN-" I R 6100 2700 50
$EndSheet
Wire Wire Line
4750 3200 5600 3200
Wire Wire Line
4750 3300 5600 3300
Wire Wire Line
6100 3300 6200 3300
Wire Wire Line
6100 3200 6200 3200
$Sheet
S 5600 3150 500 200
U 5DB8E95F
F0 "sheet5DB8E955" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 3200 50
F3 "OUT+" O L 5600 3200 50
F4 "OUT-" O L 5600 3300 50
F5 "IN-" I R 6100 3300 50
$EndSheet
Wire Wire Line
4750 3600 5600 3600
Wire Wire Line
4750 3700 5600 3700
Wire Wire Line
6100 3700 6200 3700
Wire Wire Line
6100 3600 6200 3600
$Sheet
S 5600 3550 500 200
U 5DBA1257
F0 "sheet5DBA124D" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 3600 50
F3 "OUT+" O L 5600 3600 50
F4 "OUT-" O L 5600 3700 50
F5 "IN-" I R 6100 3700 50
$EndSheet
Wire Wire Line
4750 4100 5600 4100
Wire Wire Line
6100 4100 6200 4100
Wire Wire Line
6100 4000 6200 4000
$Sheet
S 5600 3950 500 200
U 5DBB44A0
F0 "sheet5DBB4496" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 4000 50
F3 "OUT+" O L 5600 4000 50
F4 "OUT-" O L 5600 4100 50
F5 "IN-" I R 6100 4100 50
$EndSheet
Wire Wire Line
4750 4700 5600 4700
Wire Wire Line
4750 4800 5600 4800
Wire Wire Line
6100 4800 6200 4800
Wire Wire Line
6100 4700 6200 4700
$Sheet
S 5600 4650 500 200
U 5DBC901F
F0 "sheet5DBC9013" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 4700 50
F3 "OUT+" O L 5600 4700 50
F4 "OUT-" O L 5600 4800 50
F5 "IN-" I R 6100 4800 50
$EndSheet
Wire Wire Line
4750 5100 5600 5100
Wire Wire Line
4750 5200 5600 5200
Wire Wire Line
6100 5200 6200 5200
Wire Wire Line
6100 5100 6200 5100
$Sheet
S 5600 5050 500 200
U 5DBC9029
F0 "sheet5DBC9014" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 5100 50
F3 "OUT+" O L 5600 5100 50
F4 "OUT-" O L 5600 5200 50
F5 "IN-" I R 6100 5200 50
$EndSheet
Wire Wire Line
4750 5500 5600 5500
Wire Wire Line
4750 5600 5600 5600
Wire Wire Line
6100 5600 6200 5600
Wire Wire Line
6100 5500 6200 5500
$Sheet
S 5600 5450 500 200
U 5DBC9033
F0 "sheet5DBC9015" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 5500 50
F3 "OUT+" O L 5600 5500 50
F4 "OUT-" O L 5600 5600 50
F5 "IN-" I R 6100 5600 50
$EndSheet
Wire Wire Line
4750 5900 5600 5900
Wire Wire Line
4750 6000 5600 6000
Wire Wire Line
6100 6000 6200 6000
Wire Wire Line
6100 5900 6200 5900
$Sheet
S 5600 5850 500 200
U 5DBDE98A
F0 "sheet5DBDE980" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 5900 50
F3 "OUT+" O L 5600 5900 50
F4 "OUT-" O L 5600 6000 50
F5 "IN-" I R 6100 6000 50
$EndSheet
Wire Wire Line
4750 4000 5600 4000
Text Label 4950 6000 0 50 ~ 0
_PER7_N
Text Label 4950 5900 0 50 ~ 0
_PER7_P
Text Label 4950 5600 0 50 ~ 0
_PER6_N
Text Label 4950 5500 0 50 ~ 0
_PER6_P
Text Label 4950 5200 0 50 ~ 0
_PER5_N
Text Label 4950 5100 0 50 ~ 0
_PER5_P
Text Label 4950 4800 0 50 ~ 0
_PER4_N
Text Label 4950 4700 0 50 ~ 0
_PER4_P
Text Label 4950 4100 0 50 ~ 0
_PER3_N
Text Label 4950 4000 0 50 ~ 0
_PER3_P
Text Label 4950 3700 0 50 ~ 0
_PER2_N
Text Label 4950 3600 0 50 ~ 0
_PER2_P
Text Notes 5500 2200 0 50 ~ 0
From add-in card transmitter to mainboard receiver\nPlace AC coupling capacitors here if necessary
Text Label 4950 3300 0 50 ~ 0
_PER1_N
Text Label 4950 3200 0 50 ~ 0
_PER1_P
Text Label 4950 2700 0 50 ~ 0
_PER0_N
Text Label 4950 2600 0 50 ~ 0
_PER0_P
$Comp
L PCIexpress:PCIexpress_x8 J2
U 1 1 5D548AC1
P 4150 900
F 0 "J2" H 4150 1067 50 0000 C CNN
F 1 "PCIexpress_x8" H 4150 976 50 0000 C CNN
F 2 "PCIexpress:PCIexpress_x8" H 4150 -50 50 0001 C CNN
F 3 "" H 4150 -50 50 0001 C CNN
1 4150 900
1 0 0 -1
$EndComp
Wire Wire Line
4850 6200 4850 6100
Connection ~ 4850 6100
Wire Wire Line
3450 6200 3450 6100
Connection ~ 3450 6100
$EndSCHEMATC

View File

@ -0,0 +1,297 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_bracket
#
DEF PCIexpress_PCIexpress_bracket J 0 40 Y Y 1 F N
F0 "J" 0 0 50 H V C CNN
F1 "PCIexpress_PCIexpress_bracket" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
PCIexpress_bracket_*
$ENDFPLIST
DRAW
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_x16
#
DEF PCIexpress_PCIexpress_x16 J 0 40 Y Y 1 F N
F0 "J" 0 150 50 H V C CNN
F1 "PCIexpress_PCIexpress_x16" 0 50 50 H V C CNN
F2 "PCIexpress:PCIexpress_x16" 0 -950 50 H I C CNN
F3 "" 0 -950 50 H I C CNN
DRAW
T 0 0 -8650 50 0 0 0 x16 Normal 0 C C
T 0 0 -3450 50 0 0 0 x4 Normal 0 C C
T 0 0 -5250 50 0 0 0 x8 Normal 0 C C
T 0 0 -1150 50 0 1 1 notch Normal 0 C C
T 0 0 -1950 50 0 1 1 x1 Normal 0 C C
S 450 0 -450 -8700 1 1 10 f
P 2 0 0 0 450 -5300 -450 -5300 N
P 2 0 0 0 450 -3500 -450 -3500 N
P 2 1 1 0 450 -2000 -450 -2000 N
P 2 1 1 0 450 -1200 -450 -1200 N
X ~PRSNT1 A1 600 -100 150 L 50 50 1 1 P
X +3.3V A10 600 -1000 150 L 50 50 1 1 w
X ~PERST A11 600 -1100 150 L 50 50 1 1 O
X GND A12 600 -1300 150 L 50 50 1 1 w
X REFCLK+ A13 600 -1400 150 L 50 50 1 1 O
X REFCLK- A14 600 -1500 150 L 50 50 1 1 O
X GND A15 600 -1600 150 L 50 50 1 1 w
X PERp0 A16 600 -1700 150 L 50 50 1 1 I
X PERn0 A17 600 -1800 150 L 50 50 1 1 I
X GND A18 600 -1900 150 L 50 50 1 1 w
X RSVD A19 600 -2100 150 L 50 50 1 1 N
X +12V A2 600 -200 150 L 50 50 1 1 w
X GND A20 600 -2200 150 L 50 50 1 1 w
X PERp1 A21 600 -2300 150 L 50 50 1 1 I
X PERn1 A22 600 -2400 150 L 50 50 1 1 I
X GND A23 600 -2500 150 L 50 50 1 1 w
X GND A24 600 -2600 150 L 50 50 1 1 w
X PERp2 A25 600 -2700 150 L 50 50 1 1 I
X PERn2 A26 600 -2800 150 L 50 50 1 1 I
X GND A27 600 -2900 150 L 50 50 1 1 w
X GND A28 600 -3000 150 L 50 50 1 1 w
X PERp3 A29 600 -3100 150 L 50 50 1 1 I
X +12V A3 600 -300 150 L 50 50 1 1 w
X PERn3 A30 600 -3200 150 L 50 50 1 1 I
X GND A31 600 -3300 150 L 50 50 1 1 w
X RSVD A32 600 -3400 150 L 50 50 1 1 N
X RSVD A33 600 -3600 150 L 50 50 1 1 N
X GND A34 600 -3700 150 L 50 50 1 1 w
X PERp4 A35 600 -3800 150 L 50 50 1 1 I
X PERn4 A36 600 -3900 150 L 50 50 1 1 I
X GND A37 600 -4000 150 L 50 50 1 1 w
X GND A38 600 -4100 150 L 50 50 1 1 w
X PERp5 A39 600 -4200 150 L 50 50 1 1 I
X GND A4 600 -400 150 L 50 50 1 1 w
X PERn5 A40 600 -4300 150 L 50 50 1 1 I
X GND A41 600 -4400 150 L 50 50 1 1 w
X GND A42 600 -4500 150 L 50 50 1 1 w
X PERp6 A43 600 -4600 150 L 50 50 1 1 I
X PERn6 A44 600 -4700 150 L 50 50 1 1 I
X GND A45 600 -4800 150 L 50 50 1 1 w
X GND A46 600 -4900 150 L 50 50 1 1 w
X PERp7 A47 600 -5000 150 L 50 50 1 1 I
X PERn7 A48 600 -5100 150 L 50 50 1 1 I
X GND A49 600 -5200 150 L 50 50 1 1 w
X TCK A5 600 -500 150 L 50 50 1 1 O
X RSVD A50 600 -5400 150 L 50 50 1 1 N
X GND A51 600 -5500 150 L 50 50 1 1 w
X PERp8 A52 600 -5600 150 L 50 50 1 1 I
X PERn8 A53 600 -5700 150 L 50 50 1 1 I
X GND A54 600 -5800 150 L 50 50 1 1 w
X GND A55 600 -5900 150 L 50 50 1 1 w
X PERp9 A56 600 -6000 150 L 50 50 1 1 I
X PERn9 A57 600 -6100 150 L 50 50 1 1 I
X GND A58 600 -6200 150 L 50 50 1 1 w
X GND A59 600 -6300 150 L 50 50 1 1 w
X TDI A6 600 -600 150 L 50 50 1 1 O
X PERp10 A60 600 -6400 150 L 50 50 1 1 I
X PERn10 A61 600 -6500 150 L 50 50 1 1 I
X GND A62 600 -6600 150 L 50 50 1 1 w
X GND A63 600 -6700 150 L 50 50 1 1 w
X PERp11 A64 600 -6800 150 L 50 50 1 1 I
X PERn11 A65 600 -6900 150 L 50 50 1 1 I
X GND A66 600 -7000 150 L 50 50 1 1 w
X GND A67 600 -7100 150 L 50 50 1 1 w
X PERp12 A68 600 -7200 150 L 50 50 1 1 I
X PERn12 A69 600 -7300 150 L 50 50 1 1 I
X TDO A7 600 -700 150 L 50 50 1 1 I
X GND A70 600 -7400 150 L 50 50 1 1 w
X GND A71 600 -7500 150 L 50 50 1 1 w
X PERp13 A72 600 -7600 150 L 50 50 1 1 I
X PERn13 A73 600 -7700 150 L 50 50 1 1 I
X GND A74 600 -7800 150 L 50 50 1 1 w
X GND A75 600 -7900 150 L 50 50 1 1 w
X PERp14 A76 600 -8000 150 L 50 50 1 1 I
X PERn14 A77 600 -8100 150 L 50 50 1 1 I
X GND A78 600 -8200 150 L 50 50 1 1 w
X GND A79 600 -8300 150 L 50 50 1 1 w
X TMS A8 600 -800 150 L 50 50 1 1 O
X PERp15 A80 600 -8400 150 L 50 50 1 1 I
X PERn15 A81 600 -8500 150 L 50 50 1 1 I
X GND A82 600 -8600 150 L 50 50 1 1 w
X +3.3V A9 600 -900 150 L 50 50 1 1 w
X +12V B1 -600 -100 150 R 50 50 1 1 w
X +3.3V_aux B10 -600 -1000 150 R 50 50 1 1 w
X ~WAKE B11 -600 -1100 150 R 50 50 1 1 C
X RSVD B12 -600 -1300 150 R 50 50 1 1 N
X GND B13 -600 -1400 150 R 50 50 1 1 w
X PETp0 B14 -600 -1500 150 R 50 50 1 1 O
X PETn0 B15 -600 -1600 150 R 50 50 1 1 O
X GND B16 -600 -1700 150 R 50 50 1 1 w
X ~PRSNT2 B17 -600 -1800 150 R 50 50 1 1 P
X GND B18 -600 -1900 150 R 50 50 1 1 w
X PETp1 B19 -600 -2100 150 R 50 50 1 1 O
X +12V B2 -600 -200 150 R 50 50 1 1 w
X PETn1 B20 -600 -2200 150 R 50 50 1 1 O
X GND B21 -600 -2300 150 R 50 50 1 1 w
X GND B22 -600 -2400 150 R 50 50 1 1 w
X PETp2 B23 -600 -2500 150 R 50 50 1 1 O
X PETn2 B24 -600 -2600 150 R 50 50 1 1 O
X GND B25 -600 -2700 150 R 50 50 1 1 w
X GND B26 -600 -2800 150 R 50 50 1 1 w
X PETp3 B27 -600 -2900 150 R 50 50 1 1 O
X PETn3 B28 -600 -3000 150 R 50 50 1 1 O
X GND B29 -600 -3100 150 R 50 50 1 1 w
X +12V B3 -600 -300 150 R 50 50 1 1 w
X RSVD B30 -600 -3200 150 R 50 50 1 1 N
X ~PRSNT2 B31 -600 -3300 150 R 50 50 1 1 P
X GND B32 -600 -3400 150 R 50 50 1 1 w
X PETp4 B33 -600 -3600 150 R 50 50 1 1 O
X PETn4 B34 -600 -3700 150 R 50 50 1 1 O
X GND B35 -600 -3800 150 R 50 50 1 1 w
X GND B36 -600 -3900 150 R 50 50 1 1 w
X PETp5 B37 -600 -4000 150 R 50 50 1 1 O
X PETn5 B38 -600 -4100 150 R 50 50 1 1 O
X GND B39 -600 -4200 150 R 50 50 1 1 w
X GND B4 -600 -400 150 R 50 50 1 1 w
X GND B40 -600 -4300 150 R 50 50 1 1 w
X PETp6 B41 -600 -4400 150 R 50 50 1 1 O
X PETn6 B42 -600 -4500 150 R 50 50 1 1 O
X GND B43 -600 -4600 150 R 50 50 1 1 w
X GND B44 -600 -4700 150 R 50 50 1 1 w
X PETp7 B45 -600 -4800 150 R 50 50 1 1 O
X PETn7 B46 -600 -4900 150 R 50 50 1 1 O
X GND B47 -600 -5000 150 R 50 50 1 1 w
X ~PRSNT2 B48 -600 -5100 150 R 50 50 1 1 P
X GND B49 -600 -5200 150 R 50 50 1 1 w
X SMCLK B5 -600 -500 150 R 50 50 1 1 C
X PETp8 B50 -600 -5400 150 R 50 50 1 1 O
X PETn8 B51 -600 -5500 150 R 50 50 1 1 O
X GND B52 -600 -5600 150 R 50 50 1 1 w
X GND B53 -600 -5700 150 R 50 50 1 1 w
X PETp9 B54 -600 -5800 150 R 50 50 1 1 O
X PETn9 B55 -600 -5900 150 R 50 50 1 1 O
X GND B56 -600 -6000 150 R 50 50 1 1 w
X GND B57 -600 -6100 150 R 50 50 1 1 w
X PETp10 B58 -600 -6200 150 R 50 50 1 1 O
X PETn10 B59 -600 -6300 150 R 50 50 1 1 O
X SMDAT B6 -600 -600 150 R 50 50 1 1 C
X GND B60 -600 -6400 150 R 50 50 1 1 w
X GND B61 -600 -6500 150 R 50 50 1 1 w
X PETp11 B62 -600 -6600 150 R 50 50 1 1 O
X PETn11 B63 -600 -6700 150 R 50 50 1 1 O
X GND B64 -600 -6800 150 R 50 50 1 1 w
X GND B65 -600 -6900 150 R 50 50 1 1 w
X PETp12 B66 -600 -7000 150 R 50 50 1 1 O
X PETn12 B67 -600 -7100 150 R 50 50 1 1 O
X GND B68 -600 -7200 150 R 50 50 1 1 w
X GND B69 -600 -7300 150 R 50 50 1 1 w
X GND B7 -600 -700 150 R 50 50 1 1 w
X PETp13 B70 -600 -7400 150 R 50 50 1 1 O
X PETn13 B71 -600 -7500 150 R 50 50 1 1 O
X GND B72 -600 -7600 150 R 50 50 1 1 w
X GND B73 -600 -7700 150 R 50 50 1 1 w
X PETp14 B74 -600 -7800 150 R 50 50 1 1 O
X PETn14 B75 -600 -7900 150 R 50 50 1 1 O
X GND B76 -600 -8000 150 R 50 50 1 1 w
X GND B77 -600 -8100 150 R 50 50 1 1 w
X PETp15 B78 -600 -8200 150 R 50 50 1 1 O
X PETn15 B79 -600 -8300 150 R 50 50 1 1 O
X +3.3V B8 -600 -800 150 R 50 50 1 1 w
X GND B80 -600 -8400 150 R 50 50 1 1 w
X ~PRSNT2 B81 -600 -8500 150 R 50 50 1 1 P
X RSVD B82 -600 -8600 150 R 50 50 1 1 N
X ~TRST B9 -600 -900 150 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3VA
#
DEF power_+3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3VA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3.3VA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

View File

@ -0,0 +1,229 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_bracket
#
DEF PCIexpress_PCIexpress_bracket J 0 40 Y Y 1 F N
F0 "J" 0 0 50 H V C CNN
F1 "PCIexpress_PCIexpress_bracket" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
PCIexpress_bracket_*
$ENDFPLIST
DRAW
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_x8
#
DEF PCIexpress_PCIexpress_x8 J 0 40 Y Y 1 F N
F0 "J" 0 150 50 H V C CNN
F1 "PCIexpress_PCIexpress_x8" 0 50 50 H V C CNN
F2 "PCIexpress:PCIexpress_x8" 0 -950 50 H I C CNN
F3 "" 0 -950 50 H I C CNN
DRAW
T 0 0 -3450 50 0 0 0 x4 Normal 0 C C
T 0 0 -5250 50 0 0 0 x8 Normal 0 C C
T 0 0 -1150 50 0 1 1 notch Normal 0 C C
T 0 0 -1950 50 0 1 1 x1 Normal 0 C C
S 450 0 -450 -5300 1 1 10 f
P 2 0 0 0 450 -3500 -450 -3500 N
P 2 1 1 0 450 -2000 -450 -2000 N
P 2 1 1 0 450 -1200 -450 -1200 N
X ~PRSNT1 A1 600 -100 150 L 50 50 1 1 P
X +3.3V A10 600 -1000 150 L 50 50 1 1 w
X ~PERST A11 600 -1100 150 L 50 50 1 1 O
X GND A12 600 -1300 150 L 50 50 1 1 w
X REFCLK+ A13 600 -1400 150 L 50 50 1 1 O
X REFCLK- A14 600 -1500 150 L 50 50 1 1 O
X GND A15 600 -1600 150 L 50 50 1 1 w
X PERp0 A16 600 -1700 150 L 50 50 1 1 I
X PERn0 A17 600 -1800 150 L 50 50 1 1 I
X GND A18 600 -1900 150 L 50 50 1 1 w
X RSVD A19 600 -2100 150 L 50 50 1 1 N
X +12V A2 600 -200 150 L 50 50 1 1 w
X GND A20 600 -2200 150 L 50 50 1 1 w
X PERp1 A21 600 -2300 150 L 50 50 1 1 I
X PERn1 A22 600 -2400 150 L 50 50 1 1 I
X GND A23 600 -2500 150 L 50 50 1 1 w
X GND A24 600 -2600 150 L 50 50 1 1 w
X PERp2 A25 600 -2700 150 L 50 50 1 1 I
X PERn2 A26 600 -2800 150 L 50 50 1 1 I
X GND A27 600 -2900 150 L 50 50 1 1 w
X GND A28 600 -3000 150 L 50 50 1 1 w
X PERp3 A29 600 -3100 150 L 50 50 1 1 I
X +12V A3 600 -300 150 L 50 50 1 1 w
X PERn3 A30 600 -3200 150 L 50 50 1 1 I
X GND A31 600 -3300 150 L 50 50 1 1 w
X RSVD A32 600 -3400 150 L 50 50 1 1 N
X RSVD A33 600 -3600 150 L 50 50 1 1 N
X GND A34 600 -3700 150 L 50 50 1 1 w
X PERp4 A35 600 -3800 150 L 50 50 1 1 I
X PERn4 A36 600 -3900 150 L 50 50 1 1 I
X GND A37 600 -4000 150 L 50 50 1 1 w
X GND A38 600 -4100 150 L 50 50 1 1 w
X PERp5 A39 600 -4200 150 L 50 50 1 1 I
X GND A4 600 -400 150 L 50 50 1 1 w
X PERn5 A40 600 -4300 150 L 50 50 1 1 I
X GND A41 600 -4400 150 L 50 50 1 1 w
X GND A42 600 -4500 150 L 50 50 1 1 w
X PERp6 A43 600 -4600 150 L 50 50 1 1 I
X PERn6 A44 600 -4700 150 L 50 50 1 1 I
X GND A45 600 -4800 150 L 50 50 1 1 w
X GND A46 600 -4900 150 L 50 50 1 1 w
X PERp7 A47 600 -5000 150 L 50 50 1 1 I
X PERn7 A48 600 -5100 150 L 50 50 1 1 I
X GND A49 600 -5200 150 L 50 50 1 1 w
X TCK A5 600 -500 150 L 50 50 1 1 O
X TDI A6 600 -600 150 L 50 50 1 1 O
X TDO A7 600 -700 150 L 50 50 1 1 I
X TMS A8 600 -800 150 L 50 50 1 1 O
X +3.3V A9 600 -900 150 L 50 50 1 1 w
X +12V B1 -600 -100 150 R 50 50 1 1 w
X +3.3V_aux B10 -600 -1000 150 R 50 50 1 1 w
X ~WAKE B11 -600 -1100 150 R 50 50 1 1 C
X RSVD B12 -600 -1300 150 R 50 50 1 1 N
X GND B13 -600 -1400 150 R 50 50 1 1 w
X PETp0 B14 -600 -1500 150 R 50 50 1 1 O
X PETn0 B15 -600 -1600 150 R 50 50 1 1 O
X GND B16 -600 -1700 150 R 50 50 1 1 w
X ~PRSNT2 B17 -600 -1800 150 R 50 50 1 1 P
X GND B18 -600 -1900 150 R 50 50 1 1 w
X PETp1 B19 -600 -2100 150 R 50 50 1 1 O
X +12V B2 -600 -200 150 R 50 50 1 1 w
X PETn1 B20 -600 -2200 150 R 50 50 1 1 O
X GND B21 -600 -2300 150 R 50 50 1 1 w
X GND B22 -600 -2400 150 R 50 50 1 1 w
X PETp2 B23 -600 -2500 150 R 50 50 1 1 O
X PETn2 B24 -600 -2600 150 R 50 50 1 1 O
X GND B25 -600 -2700 150 R 50 50 1 1 w
X GND B26 -600 -2800 150 R 50 50 1 1 w
X PETp3 B27 -600 -2900 150 R 50 50 1 1 O
X PETn3 B28 -600 -3000 150 R 50 50 1 1 O
X GND B29 -600 -3100 150 R 50 50 1 1 w
X +12V B3 -600 -300 150 R 50 50 1 1 w
X RSVD B30 -600 -3200 150 R 50 50 1 1 N
X ~PRSNT2 B31 -600 -3300 150 R 50 50 1 1 P
X GND B32 -600 -3400 150 R 50 50 1 1 w
X PETp4 B33 -600 -3600 150 R 50 50 1 1 O
X PETn4 B34 -600 -3700 150 R 50 50 1 1 O
X GND B35 -600 -3800 150 R 50 50 1 1 w
X GND B36 -600 -3900 150 R 50 50 1 1 w
X PETp5 B37 -600 -4000 150 R 50 50 1 1 O
X PETn5 B38 -600 -4100 150 R 50 50 1 1 O
X GND B39 -600 -4200 150 R 50 50 1 1 w
X GND B4 -600 -400 150 R 50 50 1 1 w
X GND B40 -600 -4300 150 R 50 50 1 1 w
X PETp6 B41 -600 -4400 150 R 50 50 1 1 O
X PETn6 B42 -600 -4500 150 R 50 50 1 1 O
X GND B43 -600 -4600 150 R 50 50 1 1 w
X GND B44 -600 -4700 150 R 50 50 1 1 w
X PETp7 B45 -600 -4800 150 R 50 50 1 1 O
X PETn7 B46 -600 -4900 150 R 50 50 1 1 O
X GND B47 -600 -5000 150 R 50 50 1 1 w
X ~PRSNT2 B48 -600 -5100 150 R 50 50 1 1 P
X GND B49 -600 -5200 150 R 50 50 1 1 w
X SMCLK B5 -600 -500 150 R 50 50 1 1 C
X SMDAT B6 -600 -600 150 R 50 50 1 1 C
X GND B7 -600 -700 150 R 50 50 1 1 w
X +3.3V B8 -600 -800 150 R 50 50 1 1 w
X ~TRST B9 -600 -900 150 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3VA
#
DEF power_+3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3VA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3.3VA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,294 @@
update=ven 26 lug 2019 22:25:34 CEST
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[pcbnew]
version=1
PageLayoutDescrFile=
LastNetListRead=
CopperLayerCount=4
BoardThickness=1.6
AllowMicroVias=0
AllowBlindVias=0
RequireCourtyardDefinitions=0
ProhibitOverlappingCourtyards=1
MinTrackWidth=0.08889999999999999
MinViaDiameter=0.45
MinViaDrill=0.2
MinMicroViaDiameter=0.2
MinMicroViaDrill=0.09999999999999999
MinHoleToHole=0.25
TrackWidth1=0.0889
TrackWidth2=0.0889
TrackWidth3=0.127
TrackWidth4=0.2
ViaDiameter1=0.45
ViaDrill1=0.2
ViaDiameter2=0.45
ViaDrill2=0.2
ViaDiameter3=0.5
ViaDrill3=0.25
ViaDiameter4=0.55
ViaDrill4=0.3
dPairWidth1=0.2
dPairGap1=0.2
dPairViaGap1=0.25
dPairWidth2=0.2
dPairGap2=0.2
dPairViaGap2=0.2
SilkLineWidth=0.12
SilkTextSizeV=1
SilkTextSizeH=1
SilkTextSizeThickness=0.15
SilkTextItalic=0
SilkTextUpright=1
CopperLineWidth=0.2
CopperTextSizeV=1.5
CopperTextSizeH=1.5
CopperTextThickness=0.3
CopperTextItalic=0
CopperTextUpright=1
EdgeCutLineWidth=0.05
CourtyardLineWidth=0.05
OthersLineWidth=0.15
OthersTextSizeV=1
OthersTextSizeH=1
OthersTextSizeThickness=0.15
OthersTextItalic=0
OthersTextUpright=1
SolderMaskClearance=0.051
SolderMaskMinWidth=0.25
SolderPasteClearance=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=1
Enabled=1
[pcbnew/Layer.In1.Cu]
Name=In1.Cu
Type=1
Enabled=1
[pcbnew/Layer.In2.Cu]
Name=In2.Cu
Type=1
Enabled=1
[pcbnew/Layer.In3.Cu]
Name=In3.Cu
Type=0
Enabled=0
[pcbnew/Layer.In4.Cu]
Name=In4.Cu
Type=0
Enabled=0
[pcbnew/Layer.In5.Cu]
Name=In5.Cu
Type=0
Enabled=0
[pcbnew/Layer.In6.Cu]
Name=In6.Cu
Type=0
Enabled=0
[pcbnew/Layer.In7.Cu]
Name=In7.Cu
Type=0
Enabled=0
[pcbnew/Layer.In8.Cu]
Name=In8.Cu
Type=0
Enabled=0
[pcbnew/Layer.In9.Cu]
Name=In9.Cu
Type=0
Enabled=0
[pcbnew/Layer.In10.Cu]
Name=In10.Cu
Type=0
Enabled=0
[pcbnew/Layer.In11.Cu]
Name=In11.Cu
Type=0
Enabled=0
[pcbnew/Layer.In12.Cu]
Name=In12.Cu
Type=0
Enabled=0
[pcbnew/Layer.In13.Cu]
Name=In13.Cu
Type=0
Enabled=0
[pcbnew/Layer.In14.Cu]
Name=In14.Cu
Type=0
Enabled=0
[pcbnew/Layer.In15.Cu]
Name=In15.Cu
Type=0
Enabled=0
[pcbnew/Layer.In16.Cu]
Name=In16.Cu
Type=0
Enabled=0
[pcbnew/Layer.In17.Cu]
Name=In17.Cu
Type=0
Enabled=0
[pcbnew/Layer.In18.Cu]
Name=In18.Cu
Type=0
Enabled=0
[pcbnew/Layer.In19.Cu]
Name=In19.Cu
Type=0
Enabled=0
[pcbnew/Layer.In20.Cu]
Name=In20.Cu
Type=0
Enabled=0
[pcbnew/Layer.In21.Cu]
Name=In21.Cu
Type=0
Enabled=0
[pcbnew/Layer.In22.Cu]
Name=In22.Cu
Type=0
Enabled=0
[pcbnew/Layer.In23.Cu]
Name=In23.Cu
Type=0
Enabled=0
[pcbnew/Layer.In24.Cu]
Name=In24.Cu
Type=0
Enabled=0
[pcbnew/Layer.In25.Cu]
Name=In25.Cu
Type=0
Enabled=0
[pcbnew/Layer.In26.Cu]
Name=In26.Cu
Type=0
Enabled=0
[pcbnew/Layer.In27.Cu]
Name=In27.Cu
Type=0
Enabled=0
[pcbnew/Layer.In28.Cu]
Name=In28.Cu
Type=0
Enabled=0
[pcbnew/Layer.In29.Cu]
Name=In29.Cu
Type=0
Enabled=0
[pcbnew/Layer.In30.Cu]
Name=In30.Cu
Type=0
Enabled=0
[pcbnew/Layer.B.Cu]
Name=B.Cu
Type=1
Enabled=1
[pcbnew/Layer.B.Adhes]
Enabled=1
[pcbnew/Layer.F.Adhes]
Enabled=1
[pcbnew/Layer.B.Paste]
Enabled=1
[pcbnew/Layer.F.Paste]
Enabled=1
[pcbnew/Layer.B.SilkS]
Enabled=1
[pcbnew/Layer.F.SilkS]
Enabled=1
[pcbnew/Layer.B.Mask]
Enabled=1
[pcbnew/Layer.F.Mask]
Enabled=1
[pcbnew/Layer.Dwgs.User]
Enabled=1
[pcbnew/Layer.Cmts.User]
Enabled=1
[pcbnew/Layer.Eco1.User]
Enabled=1
[pcbnew/Layer.Eco2.User]
Enabled=1
[pcbnew/Layer.Edge.Cuts]
Enabled=1
[pcbnew/Layer.Margin]
Enabled=1
[pcbnew/Layer.B.CrtYd]
Enabled=1
[pcbnew/Layer.F.CrtYd]
Enabled=1
[pcbnew/Layer.B.Fab]
Enabled=1
[pcbnew/Layer.F.Fab]
Enabled=1
[pcbnew/Layer.Rescue]
Enabled=0
[pcbnew/Netclasses]
[pcbnew/Netclasses/Default]
Name=Default
Clearance=0.0889
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/1]
Name=Diff-100-PCIe
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.2
dPairViaGap=0.25
[pcbnew/Netclasses/2]
Name=JLC2313-100d-3.5
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.0889
dPairGap=0.1016
dPairViaGap=0.25
[pcbnew/Netclasses/3]
Name=JLC2313-100d-4
Clearance=0.1
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.1016
dPairGap=0.127
dPairViaGap=0.25
[pcbnew/Netclasses/4]
Name=JLC7628-100d-8
Clearance=0.2
TrackWidth=0.0889
ViaDiameter=0.45
ViaDrill=0.2
uViaDiameter=0.3
uViaDrill=0.1
dPairWidth=0.2032
dPairGap=0.2032
dPairViaGap=0.25

View File

@ -0,0 +1,262 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 18
Title "PCIexpress_x8_half"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Label 2350 2400 0 50 ~ 0
PET0_N
Text Label 2350 2300 0 50 ~ 0
PET0_P
Text Label 2350 2650 0 50 ~ 0
PET1_N
Text Label 2350 2550 0 50 ~ 0
PET1_P
Text Label 2350 2900 0 50 ~ 0
PET2_N
Text Label 2350 2800 0 50 ~ 0
PET2_P
Text Label 2350 3150 0 50 ~ 0
PET3_N
Text Label 2350 3050 0 50 ~ 0
PET3_P
Text Label 2350 3400 0 50 ~ 0
PET4_N
Text Label 2350 3300 0 50 ~ 0
PET4_P
Text Label 2350 3650 0 50 ~ 0
PET5_N
Text Label 2350 3550 0 50 ~ 0
PET5_P
Text Label 2350 3900 0 50 ~ 0
PET6_N
Text Label 2350 3800 0 50 ~ 0
PET6_P
Text Label 2350 4150 0 50 ~ 0
PET7_N
Text Label 2350 4050 0 50 ~ 0
PET7_P
Text Label 1250 2400 2 50 ~ 0
PER0_N
Text Label 1250 2300 2 50 ~ 0
PER0_P
Text Label 1250 2650 2 50 ~ 0
PER1_N
Text Label 1250 2550 2 50 ~ 0
PER1_P
Text Label 1250 2900 2 50 ~ 0
PER2_N
Text Label 1250 2800 2 50 ~ 0
PER2_P
Text Label 1250 3150 2 50 ~ 0
PER3_N
Text Label 1250 3050 2 50 ~ 0
PER3_P
Text Label 1250 3400 2 50 ~ 0
PER4_N
Text Label 1250 3300 2 50 ~ 0
PER4_P
Text Label 1250 3650 2 50 ~ 0
PER5_N
Text Label 1250 3550 2 50 ~ 0
PER5_P
Text Label 1250 3900 2 50 ~ 0
PER6_N
Text Label 1250 3800 2 50 ~ 0
PER6_P
Text Label 1250 4150 2 50 ~ 0
PER7_N
Text Label 1250 4050 2 50 ~ 0
PER7_P
Wire Wire Line
2250 4150 2350 4150
Wire Wire Line
2250 4050 2350 4050
Wire Wire Line
2250 3900 2350 3900
Wire Wire Line
2250 3800 2350 3800
Wire Wire Line
2250 3650 2350 3650
Wire Wire Line
2250 3550 2350 3550
Wire Wire Line
2250 3400 2350 3400
Wire Wire Line
2250 3300 2350 3300
Wire Wire Line
2250 3150 2350 3150
Wire Wire Line
2250 3050 2350 3050
Wire Wire Line
2250 2900 2350 2900
Wire Wire Line
2250 2800 2350 2800
Wire Wire Line
1250 4150 1350 4150
Wire Wire Line
1250 4050 1350 4050
Wire Wire Line
1250 3900 1350 3900
Wire Wire Line
1250 3800 1350 3800
Wire Wire Line
1250 3650 1350 3650
Wire Wire Line
1250 3550 1350 3550
Wire Wire Line
1250 3400 1350 3400
Wire Wire Line
1250 3300 1350 3300
Wire Wire Line
1250 3150 1350 3150
Wire Wire Line
1250 3050 1350 3050
Wire Wire Line
1250 2900 1350 2900
Wire Wire Line
1250 2800 1350 2800
Wire Wire Line
1250 2650 1350 2650
Wire Wire Line
1250 2550 1350 2550
Wire Wire Line
1250 2400 1350 2400
Wire Wire Line
1250 2300 1350 2300
Wire Wire Line
2250 2650 2350 2650
Wire Wire Line
2250 2550 2350 2550
Wire Wire Line
2250 2400 2350 2400
Wire Wire Line
2250 2300 2350 2300
Text Label 2350 2000 0 50 ~ 0
REFCLK+
Text Label 2350 2100 0 50 ~ 0
REFCLK-
Text Label 2350 1850 0 50 ~ 0
~PERST
Text Label 2350 1700 0 50 ~ 0
~TRST
Text Label 2350 1600 0 50 ~ 0
TDI
Text Label 2350 1500 0 50 ~ 0
TCK
Text Label 2350 1400 0 50 ~ 0
TMS
Text Label 1250 2000 2 50 ~ 0
SMCLK
Text Label 1250 2100 2 50 ~ 0
SMDAT
Text Label 1250 1850 2 50 ~ 0
~WAKE
Text Label 1250 1700 2 50 ~ 0
TDO
Text Label 1250 1150 2 50 ~ 0
~PRSNT1
Text Label 1250 1250 2 50 ~ 0
~PRSNT2x1
Text Label 1250 1350 2 50 ~ 0
~PRSNT2x4
Text Label 1250 1450 2 50 ~ 0
~PRSNT2x8
Text Label 1250 1550 2 50 ~ 0
~PRSNT2x16
Wire Wire Line
1250 2100 1350 2100
Wire Wire Line
1250 2000 1350 2000
Wire Wire Line
2250 2100 2350 2100
Wire Wire Line
2250 2000 2350 2000
Wire Wire Line
2250 1700 2350 1700
Wire Wire Line
2250 1600 2350 1600
Wire Wire Line
2250 1500 2350 1500
Wire Wire Line
2250 1400 2350 1400
Wire Wire Line
1250 1550 1350 1550
Wire Wire Line
1250 1450 1350 1450
Wire Wire Line
1250 1350 1350 1350
Wire Wire Line
1250 1250 1350 1250
Wire Wire Line
1250 1700 1350 1700
Wire Wire Line
1250 1850 1350 1850
Wire Wire Line
1250 1150 1350 1150
Wire Wire Line
2250 1850 2350 1850
$Sheet
S 1350 1050 900 3200
U 5D508B15
F0 "PCIexpress_connector" 50
F1 "PCIexpress_connector.sch" 50
F2 "PET0_P" O R 2250 2300 50
F3 "PET0_N" O R 2250 2400 50
F4 "REFCLK+" O R 2250 2000 50
F5 "REFCLK-" O R 2250 2100 50
F6 "~PRSNT2x16" U L 1350 1550 50
F7 "TDO" I L 1350 1700 50
F8 "TMS" O R 2250 1400 50
F9 "TDI" O R 2250 1600 50
F10 "TCK" O R 2250 1500 50
F11 "PET1_P" O R 2250 2550 50
F12 "PET1_N" O R 2250 2650 50
F13 "PET2_P" O R 2250 2800 50
F14 "PET2_N" O R 2250 2900 50
F15 "PET3_P" O R 2250 3050 50
F16 "PET3_N" O R 2250 3150 50
F17 "PER1_P" I L 1350 2550 50
F18 "PER1_N" I L 1350 2650 50
F19 "PER2_P" I L 1350 2800 50
F20 "PER2_N" I L 1350 2900 50
F21 "PER3_P" I L 1350 3050 50
F22 "PER3_N" I L 1350 3150 50
F23 "PER4_P" I L 1350 3300 50
F24 "PER4_N" I L 1350 3400 50
F25 "PER5_P" I L 1350 3550 50
F26 "PER5_N" I L 1350 3650 50
F27 "PER6_P" I L 1350 3800 50
F28 "PER6_N" I L 1350 3900 50
F29 "PER7_P" I L 1350 4050 50
F30 "PER7_N" I L 1350 4150 50
F31 "~WAKE" I L 1350 1850 50
F32 "~TRST" O R 2250 1700 50
F33 "SMCLK" B L 1350 2000 50
F34 "SMDAT" B L 1350 2100 50
F35 "~PERST" O R 2250 1850 50
F36 "~PRSNT1" U L 1350 1150 50
F37 "~PRSNT2x8" U L 1350 1450 50
F38 "~PRSNT2x4" U L 1350 1350 50
F39 "~PRSNT2x1" U L 1350 1250 50
F40 "PET4_P" O R 2250 3300 50
F41 "PET4_N" O R 2250 3400 50
F42 "PET5_P" O R 2250 3550 50
F43 "PET5_N" O R 2250 3650 50
F44 "PET6_P" O R 2250 3800 50
F45 "PET6_N" O R 2250 3900 50
F46 "PET7_P" O R 2250 4050 50
F47 "PET7_N" O R 2250 4150 50
F48 "PER0_N" I L 1350 2400 50
F49 "PER0_P" I L 1350 2300 50
$EndSheet
$EndSCHEMATC

View File

@ -0,0 +1,88 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 19 18
Title "PCIexpress_x8_half"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:C C?
U 1 1 5DAB6859
P 6300 3200
AR Path="/5D508B15/5DAB6859" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB6859" Ref="C1" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB6859" Ref="C3" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB6859" Ref="C5" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB6859" Ref="C7" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB6859" Ref="C9" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB6859" Ref="C11" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB6859" Ref="C13" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB6859" Ref="C15" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB6859" Ref="C17" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB6859" Ref="C19" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB6859" Ref="C21" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB6859" Ref="C23" Part="1"
AR Path="/5D508B15/5DC10432/5DAB6859" Ref="C25" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB6859" Ref="C27" Part="1"
AR Path="/5D508B15/5DC10446/5DAB6859" Ref="C29" Part="1"
AR Path="/5D508B15/5DC10450/5DAB6859" Ref="C31" Part="1"
F 0 "C1" V 6048 3200 50 0000 C CNN
F 1 "100n" V 6139 3200 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3050 50 0001 C CNN
F 3 "~" H 6300 3200 50 0001 C CNN
1 6300 3200
0 1 1 0
$EndComp
$Comp
L Device:C C?
U 1 1 5DAB685F
P 6300 3700
AR Path="/5D508B15/5DAB685F" Ref="C?" Part="1"
AR Path="/5D508B15/5DAB5272/5DAB685F" Ref="C2" Part="1"
AR Path="/5D508B15/5DB8E95F/5DAB685F" Ref="C4" Part="1"
AR Path="/5D508B15/5DBA1257/5DAB685F" Ref="C6" Part="1"
AR Path="/5D508B15/5DBB44A0/5DAB685F" Ref="C8" Part="1"
AR Path="/5D508B15/5DBC901F/5DAB685F" Ref="C10" Part="1"
AR Path="/5D508B15/5DBC9029/5DAB685F" Ref="C12" Part="1"
AR Path="/5D508B15/5DBC9033/5DAB685F" Ref="C14" Part="1"
AR Path="/5D508B15/5DBDE98A/5DAB685F" Ref="C16" Part="1"
AR Path="/5D508B15/5DBF611B/5DAB685F" Ref="C18" Part="1"
AR Path="/5D508B15/5DBF6125/5DAB685F" Ref="C20" Part="1"
AR Path="/5D508B15/5DBF612F/5DAB685F" Ref="C22" Part="1"
AR Path="/5D508B15/5DBF6139/5DAB685F" Ref="C24" Part="1"
AR Path="/5D508B15/5DC10432/5DAB685F" Ref="C26" Part="1"
AR Path="/5D508B15/5DC1043C/5DAB685F" Ref="C28" Part="1"
AR Path="/5D508B15/5DC10446/5DAB685F" Ref="C30" Part="1"
AR Path="/5D508B15/5DC10450/5DAB685F" Ref="C32" Part="1"
F 0 "C2" V 6048 3700 50 0000 C CNN
F 1 "100n" V 6139 3700 50 0000 C CNN
F 2 "Capacitor_SMD:C_0603_1608Metric" H 6338 3550 50 0001 C CNN
F 3 "~" H 6300 3700 50 0001 C CNN
1 6300 3700
0 -1 1 0
$EndComp
Wire Wire Line
6450 3200 6550 3200
Wire Wire Line
6450 3700 6550 3700
Wire Wire Line
6150 3200 6050 3200
Wire Wire Line
6150 3700 6050 3700
Text HLabel 6550 3200 2 50 Input ~ 0
IN+
Text HLabel 6050 3200 0 50 Output ~ 0
OUT+
Text HLabel 6050 3700 0 50 Output ~ 0
OUT-
Text HLabel 6550 3700 2 50 Input ~ 0
IN-
$EndSCHEMATC

View File

@ -0,0 +1,3 @@
(fp_lib_table
(lib (name PCIexpress)(type KiCad)(uri ${KIPRJMOD}/../Library/PCIexpress.pretty)(options "")(descr ""))
)

View File

@ -0,0 +1,3 @@
(sym_lib_table
(lib (name PCIexpress)(type Legacy)(uri ${KIPRJMOD}/../Library/PCIexpress.lib)(options "")(descr ""))
)

154
PCIexpress_x8_half/term.sch Normal file
View File

@ -0,0 +1,154 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 18 18
Title "PCIexpress_x8_half"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:R R1
U 1 1 5D52DCBC
P 4750 3800
AR Path="/5D508B15/5D516DFB/5D52DCBC" Ref="R1" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52DCBC" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52DCBC" Ref="R3" Part="1"
AR Path="/5D508B15/5D761049/5D52DCBC" Ref="R5" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52DCBC" Ref="R7" Part="1"
AR Path="/5D508B15/5D87B438/5D52DCBC" Ref="R9" Part="1"
AR Path="/5D508B15/5D87B440/5D52DCBC" Ref="R11" Part="1"
AR Path="/5D508B15/5D87B446/5D52DCBC" Ref="R13" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52DCBC" Ref="R15" Part="1"
AR Path="/5D508B15/5D9667F2/5D52DCBC" Ref="R17" Part="1"
AR Path="/5D508B15/5D9667FA/5D52DCBC" Ref="R19" Part="1"
AR Path="/5D508B15/5D9E5907/5D52DCBC" Ref="R21" Part="1"
AR Path="/5D508B15/5D9E590D/5D52DCBC" Ref="R23" Part="1"
AR Path="/5D508B15/5D9E5913/5D52DCBC" Ref="R25" Part="1"
AR Path="/5D508B15/5D9E5919/5D52DCBC" Ref="R27" Part="1"
AR Path="/5D508B15/5D9E5923/5D52DCBC" Ref="R29" Part="1"
AR Path="/5D508B15/5D9E5929/5D52DCBC" Ref="R31" Part="1"
F 0 "R31" H 4820 3846 50 0000 L CNN
F 1 "49.9" H 4820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 4680 3800 50 0001 C CNN
F 3 "~" H 4750 3800 50 0001 C CNN
1 4750 3800
1 0 0 -1
$EndComp
$Comp
L Device:R R2
U 1 1 5D52E298
P 5750 3800
AR Path="/5D508B15/5D516DFB/5D52E298" Ref="R2" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E298" Ref="R?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E298" Ref="R4" Part="1"
AR Path="/5D508B15/5D761049/5D52E298" Ref="R6" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E298" Ref="R8" Part="1"
AR Path="/5D508B15/5D87B438/5D52E298" Ref="R10" Part="1"
AR Path="/5D508B15/5D87B440/5D52E298" Ref="R12" Part="1"
AR Path="/5D508B15/5D87B446/5D52E298" Ref="R14" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E298" Ref="R16" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E298" Ref="R18" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E298" Ref="R20" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E298" Ref="R22" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E298" Ref="R24" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E298" Ref="R26" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E298" Ref="R28" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E298" Ref="R30" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E298" Ref="R32" Part="1"
F 0 "R32" H 5820 3846 50 0000 L CNN
F 1 "49.9" H 5820 3755 50 0000 L CNN
F 2 "Resistor_SMD:R_0603_1608Metric" V 5680 3800 50 0001 C CNN
F 3 "~" H 5750 3800 50 0001 C CNN
1 5750 3800
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0109
U 1 1 5D52E619
P 4750 4050
AR Path="/5D508B15/5D516DFB/5D52E619" Ref="#PWR0109" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52E619" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52E619" Ref="#PWR0111" Part="1"
AR Path="/5D508B15/5D761049/5D52E619" Ref="#PWR0113" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52E619" Ref="#PWR0115" Part="1"
AR Path="/5D508B15/5D87B438/5D52E619" Ref="#PWR0117" Part="1"
AR Path="/5D508B15/5D87B440/5D52E619" Ref="#PWR0119" Part="1"
AR Path="/5D508B15/5D87B446/5D52E619" Ref="#PWR0121" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52E619" Ref="#PWR0123" Part="1"
AR Path="/5D508B15/5D9667F2/5D52E619" Ref="#PWR0125" Part="1"
AR Path="/5D508B15/5D9667FA/5D52E619" Ref="#PWR0127" Part="1"
AR Path="/5D508B15/5D9E5907/5D52E619" Ref="#PWR0129" Part="1"
AR Path="/5D508B15/5D9E590D/5D52E619" Ref="#PWR0131" Part="1"
AR Path="/5D508B15/5D9E5913/5D52E619" Ref="#PWR0133" Part="1"
AR Path="/5D508B15/5D9E5919/5D52E619" Ref="#PWR0135" Part="1"
AR Path="/5D508B15/5D9E5923/5D52E619" Ref="#PWR0137" Part="1"
AR Path="/5D508B15/5D9E5929/5D52E619" Ref="#PWR0139" Part="1"
F 0 "#PWR0139" H 4750 3800 50 0001 C CNN
F 1 "GND" H 4755 3877 50 0000 C CNN
F 2 "" H 4750 4050 50 0001 C CNN
F 3 "" H 4750 4050 50 0001 C CNN
1 4750 4050
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0110
U 1 1 5D52EC15
P 5750 4050
AR Path="/5D508B15/5D516DFB/5D52EC15" Ref="#PWR0110" Part="1"
AR Path="/5D508B15/5D5D39ED/5D52EC15" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D5DF906/5D52EC15" Ref="#PWR0112" Part="1"
AR Path="/5D508B15/5D761049/5D52EC15" Ref="#PWR0114" Part="1"
AR Path="/5D508B15/5D76CFC3/5D52EC15" Ref="#PWR0116" Part="1"
AR Path="/5D508B15/5D87B438/5D52EC15" Ref="#PWR0118" Part="1"
AR Path="/5D508B15/5D87B440/5D52EC15" Ref="#PWR0120" Part="1"
AR Path="/5D508B15/5D87B446/5D52EC15" Ref="#PWR0122" Part="1"
AR Path="/5D508B15/5D88A9FD/5D52EC15" Ref="#PWR0124" Part="1"
AR Path="/5D508B15/5D9667F2/5D52EC15" Ref="#PWR0126" Part="1"
AR Path="/5D508B15/5D9667FA/5D52EC15" Ref="#PWR0128" Part="1"
AR Path="/5D508B15/5D9E5907/5D52EC15" Ref="#PWR0130" Part="1"
AR Path="/5D508B15/5D9E590D/5D52EC15" Ref="#PWR0132" Part="1"
AR Path="/5D508B15/5D9E5913/5D52EC15" Ref="#PWR0134" Part="1"
AR Path="/5D508B15/5D9E5919/5D52EC15" Ref="#PWR0136" Part="1"
AR Path="/5D508B15/5D9E5923/5D52EC15" Ref="#PWR0138" Part="1"
AR Path="/5D508B15/5D9E5929/5D52EC15" Ref="#PWR0140" Part="1"
F 0 "#PWR0140" H 5750 3800 50 0001 C CNN
F 1 "GND" H 5755 3877 50 0000 C CNN
F 2 "" H 5750 4050 50 0001 C CNN
F 3 "" H 5750 4050 50 0001 C CNN
1 5750 4050
1 0 0 -1
$EndComp
Wire Wire Line
4750 3950 4750 4050
Wire Wire Line
5750 3950 5750 4050
Text HLabel 5850 3550 2 50 Input ~ 0
IN+
Text HLabel 4850 3550 2 50 Input ~ 0
IN-
Text HLabel 5650 3550 0 50 Output ~ 0
OUT+
Text HLabel 4650 3550 0 50 Output ~ 0
OUT-
Wire Wire Line
5750 3650 5750 3550
Wire Wire Line
5650 3550 5750 3550
Connection ~ 5750 3550
Wire Wire Line
5750 3550 5850 3550
Wire Wire Line
4650 3550 4750 3550
Wire Wire Line
4750 3650 4750 3550
Connection ~ 4750 3550
Wire Wire Line
4750 3550 4850 3550
$EndSCHEMATC

25
PCIexpress_x8_low/.gitignore vendored Normal file
View File

@ -0,0 +1,25 @@
# For PCBs designed using KiCad: http://www.kicad-pcb.org/
# Format documentation: http://kicad-pcb.org/help/file-formats/
# Temporary files
*.000
*.bak
*.bck
*.kicad_pcb-bak
*~
_autosave-*
*.tmp
*-save.pro
*-save.kicad_pcb
fp-info-cache
# Netlist files (exported from Eeschema)
*.net
# Autorouter files (exported from Pcbnew)
*.dsn
*.ses
# Exported BOM files
*.xml
*.csv

View File

@ -0,0 +1,800 @@
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 8268 11693 portrait
encoding utf-8
Sheet 2 18
Title "PCIexpress_x8_low"
Date ""
Rev ""
Comp "Author: Luca Anastasio"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L PCIexpress:PCIexpress_bracket J1
U 1 1 5D51ADA7
P 2200 10750
F 0 "J1" H 2225 10796 50 0000 L CNN
F 1 "PCIexpress_bracket" H 2225 10705 50 0000 L CNN
F 2 "PCIexpress:PCIexpress_bracket_low" H 2200 10750 50 0001 C CNN
F 3 "" H 2200 10750 50 0001 C CNN
1 2200 10750
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0101
U 1 1 5D51ADB3
P 3450 6200
F 0 "#PWR0101" H 3450 5950 50 0001 C CNN
F 1 "GND" H 3455 6027 50 0000 C CNN
F 2 "" H 3450 6200 50 0001 C CNN
F 3 "" H 3450 6200 50 0001 C CNN
1 3450 6200
-1 0 0 -1
$EndComp
$Comp
L power:GND #PWR0102
U 1 1 5D51ADB9
P 4850 6200
F 0 "#PWR0102" H 4850 5950 50 0001 C CNN
F 1 "GND" H 4855 6027 50 0000 C CNN
F 2 "" H 4850 6200 50 0001 C CNN
F 3 "" H 4850 6200 50 0001 C CNN
1 4850 6200
-1 0 0 -1
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE8A
P 3350 1700
AR Path="/5D51AE8A" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE8A" Ref="#PWR0103" Part="1"
F 0 "#PWR0103" H 3350 1550 50 0001 C CNN
F 1 "+3.3V" V 3365 1828 50 0000 L CNN
F 2 "" H 3350 1700 50 0001 C CNN
F 3 "" H 3350 1700 50 0001 C CNN
1 3350 1700
0 -1 -1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE90
P 4950 1800
AR Path="/5D51AE90" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE90" Ref="#PWR0104" Part="1"
F 0 "#PWR0104" H 4950 1650 50 0001 C CNN
F 1 "+3.3V" V 4965 1928 50 0000 L CNN
F 2 "" H 4950 1800 50 0001 C CNN
F 3 "" H 4950 1800 50 0001 C CNN
1 4950 1800
0 1 1 0
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5D51AE96
P 4950 1900
AR Path="/5D51AE96" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE96" Ref="#PWR0105" Part="1"
F 0 "#PWR0105" H 4950 1750 50 0001 C CNN
F 1 "+3.3V" V 4965 2028 50 0000 L CNN
F 2 "" H 4950 1900 50 0001 C CNN
F 3 "" H 4950 1900 50 0001 C CNN
1 4950 1900
0 1 1 0
$EndComp
$Comp
L power:+3.3VA #PWR?
U 1 1 5D51AE9C
P 3350 1900
AR Path="/5D51AE9C" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AE9C" Ref="#PWR0106" Part="1"
F 0 "#PWR0106" H 3350 1750 50 0001 C CNN
F 1 "+3.3VA" V 3365 2027 50 0000 L CNN
F 2 "" H 3350 1900 50 0001 C CNN
F 3 "" H 3350 1900 50 0001 C CNN
1 3350 1900
0 -1 -1 0
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA2
P 3450 900
AR Path="/5D51AEA2" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA2" Ref="#PWR0107" Part="1"
F 0 "#PWR0107" H 3450 750 50 0001 C CNN
F 1 "+12V" H 3465 1073 50 0000 C CNN
F 2 "" H 3450 900 50 0001 C CNN
F 3 "" H 3450 900 50 0001 C CNN
1 3450 900
1 0 0 -1
$EndComp
$Comp
L power:+12V #PWR?
U 1 1 5D51AEA8
P 4850 900
AR Path="/5D51AEA8" Ref="#PWR?" Part="1"
AR Path="/5D508B15/5D51AEA8" Ref="#PWR0108" Part="1"
F 0 "#PWR0108" H 4850 750 50 0001 C CNN
F 1 "+12V" H 4865 1073 50 0000 C CNN
F 2 "" H 4850 900 50 0001 C CNN
F 3 "" H 4850 900 50 0001 C CNN
1 4850 900
1 0 0 -1
$EndComp
Text HLabel 2000 2400 0 50 Output ~ 0
PET0_P
Text HLabel 2000 2500 0 50 Output ~ 0
PET0_N
Text HLabel 4950 2300 2 50 Output ~ 0
REFCLK+
Text HLabel 4950 2400 2 50 Output ~ 0
REFCLK-
Text Notes 2800 2150 2 50 ~ 0
From mainboard transmitter to add-in card receiver\nPlace termination resistors here if necessary
Text HLabel 4950 1600 2 50 Input ~ 0
TDO
Text HLabel 4950 1700 2 50 Output ~ 0
TMS
Text HLabel 4950 1500 2 50 Output ~ 0
TDI
Text HLabel 4950 1400 2 50 Output ~ 0
TCK
Text HLabel 2000 3000 0 50 Output ~ 0
PET1_P
Text HLabel 2000 3100 0 50 Output ~ 0
PET1_N
Text HLabel 2000 3400 0 50 Output ~ 0
PET2_P
Text HLabel 2000 3500 0 50 Output ~ 0
PET2_N
Text HLabel 2000 3800 0 50 Output ~ 0
PET3_P
Text HLabel 2000 3900 0 50 Output ~ 0
PET3_N
Text HLabel 6200 3200 2 50 Input ~ 0
PER1_P
Text HLabel 6200 3300 2 50 Input ~ 0
PER1_N
Text HLabel 6200 3600 2 50 Input ~ 0
PER2_P
Text HLabel 6200 3700 2 50 Input ~ 0
PER2_N
Text HLabel 6200 4000 2 50 Input ~ 0
PER3_P
Text HLabel 6200 4100 2 50 Input ~ 0
PER3_N
Text HLabel 6200 4700 2 50 Input ~ 0
PER4_P
Text HLabel 6200 4800 2 50 Input ~ 0
PER4_N
Text HLabel 6200 5100 2 50 Input ~ 0
PER5_P
Text HLabel 6200 5200 2 50 Input ~ 0
PER5_N
Text HLabel 6200 5500 2 50 Input ~ 0
PER6_P
Text HLabel 6200 5600 2 50 Input ~ 0
PER6_N
Text HLabel 6200 5900 2 50 Input ~ 0
PER7_P
Text HLabel 6200 6000 2 50 Input ~ 0
PER7_N
Text HLabel 3350 2000 0 50 Input ~ 0
~WAKE
Text HLabel 3350 1800 0 50 Output ~ 0
~TRST
Text HLabel 3350 1400 0 50 BiDi ~ 0
SMCLK
Text HLabel 3350 1500 0 50 BiDi ~ 0
SMDAT
Text HLabel 4950 2000 2 50 Output ~ 0
~PERST
Text HLabel 4950 1000 2 50 UnSpc ~ 0
~PRSNT1
Text HLabel 3350 6000 0 50 UnSpc ~ 0
~PRSNT2x8
Text HLabel 3350 4200 0 50 UnSpc ~ 0
~PRSNT2x4
Text HLabel 3350 2700 0 50 UnSpc ~ 0
~PRSNT2x1
$Sheet
S 2100 2350 500 200
U 5D516DFB
F0 "term" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 2400 50
F3 "IN-" I R 2600 2500 50
F4 "OUT+" O L 2100 2400 50
F5 "OUT-" O L 2100 2500 50
$EndSheet
$Sheet
S 2100 2950 500 200
U 5D5DF906
F0 "sheet5D5DF900" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3000 50
F3 "IN-" I R 2600 3100 50
F4 "OUT+" O L 2100 3000 50
F5 "OUT-" O L 2100 3100 50
$EndSheet
$Sheet
S 2100 3350 500 200
U 5D761049
F0 "sheet5D761043" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3400 50
F3 "IN-" I R 2600 3500 50
F4 "OUT+" O L 2100 3400 50
F5 "OUT-" O L 2100 3500 50
$EndSheet
$Sheet
S 2100 3750 500 200
U 5D76CFC3
F0 "sheet5D76CFBD" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 3800 50
F3 "IN-" I R 2600 3900 50
F4 "OUT+" O L 2100 3800 50
F5 "OUT-" O L 2100 3900 50
$EndSheet
Text HLabel 2000 4500 0 50 Output ~ 0
PET4_P
Text HLabel 2000 4600 0 50 Output ~ 0
PET4_N
Text HLabel 2000 4900 0 50 Output ~ 0
PET5_P
Text HLabel 2000 5000 0 50 Output ~ 0
PET5_N
Text HLabel 2000 5300 0 50 Output ~ 0
PET6_P
Text HLabel 2000 5400 0 50 Output ~ 0
PET6_N
$Sheet
S 2100 4450 500 200
U 5D87B438
F0 "sheet5D87B424" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 4500 50
F3 "IN-" I R 2600 4600 50
F4 "OUT+" O L 2100 4500 50
F5 "OUT-" O L 2100 4600 50
$EndSheet
$Sheet
S 2100 4850 500 200
U 5D87B440
F0 "sheet5D87B425" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 4900 50
F3 "IN-" I R 2600 5000 50
F4 "OUT+" O L 2100 4900 50
F5 "OUT-" O L 2100 5000 50
$EndSheet
$Sheet
S 2100 5250 500 200
U 5D87B446
F0 "sheet5D87B426" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 5300 50
F3 "IN-" I R 2600 5400 50
F4 "OUT+" O L 2100 5300 50
F5 "OUT-" O L 2100 5400 50
$EndSheet
Text HLabel 2000 5700 0 50 Output ~ 0
PET7_P
Text HLabel 2000 5800 0 50 Output ~ 0
PET7_N
$Sheet
S 2100 5650 500 200
U 5D88A9FD
F0 "sheet5D88A9F3" 50
F1 "term.sch" 50
F2 "IN+" I R 2600 5700 50
F3 "IN-" I R 2600 5800 50
F4 "OUT+" O L 2100 5700 50
F5 "OUT-" O L 2100 5800 50
$EndSheet
Wire Wire Line
3450 1300 3550 1300
Wire Wire Line
3550 1600 3450 1600
Connection ~ 3450 1600
Wire Wire Line
3450 1600 3450 1300
Wire Wire Line
3550 2300 3450 2300
Connection ~ 3450 2300
Wire Wire Line
3450 2300 3450 1600
Wire Wire Line
3550 2600 3450 2600
Connection ~ 3450 2600
Wire Wire Line
3450 2600 3450 2300
Wire Wire Line
3550 2800 3450 2800
Connection ~ 3450 2800
Wire Wire Line
3450 2800 3450 2600
Wire Wire Line
3550 3200 3450 3200
Connection ~ 3450 3200
Wire Wire Line
3450 3200 3450 2800
Wire Wire Line
3550 3300 3450 3300
Connection ~ 3450 3300
Wire Wire Line
3450 3300 3450 3200
Wire Wire Line
3550 3600 3450 3600
Connection ~ 3450 3600
Wire Wire Line
3450 3600 3450 3300
Wire Wire Line
3550 3700 3450 3700
Connection ~ 3450 3700
Wire Wire Line
3450 3700 3450 3600
Wire Wire Line
3550 4000 3450 4000
Connection ~ 3450 4000
Wire Wire Line
3450 4000 3450 3700
Wire Wire Line
3550 4300 3450 4300
Connection ~ 3450 4300
Wire Wire Line
3450 4300 3450 4000
Wire Wire Line
3550 4700 3450 4700
Connection ~ 3450 4700
Wire Wire Line
3450 4700 3450 4300
Wire Wire Line
3550 4800 3450 4800
Connection ~ 3450 4800
Wire Wire Line
3450 4800 3450 4700
Wire Wire Line
3550 5100 3450 5100
Connection ~ 3450 5100
Wire Wire Line
3450 5100 3450 4800
Connection ~ 3450 5200
Wire Wire Line
3450 5200 3450 5100
Wire Wire Line
3550 5200 3450 5200
Wire Wire Line
3550 5500 3450 5500
Connection ~ 3450 5500
Wire Wire Line
3450 5500 3450 5200
Wire Wire Line
3550 5600 3450 5600
Connection ~ 3450 5600
Wire Wire Line
3450 5600 3450 5500
Wire Wire Line
3550 5900 3450 5900
Connection ~ 3450 5900
Wire Wire Line
3450 5900 3450 5600
Wire Wire Line
3550 6100 3450 6100
Wire Wire Line
3450 6100 3450 5900
Wire Wire Line
4850 1300 4750 1300
Wire Wire Line
4850 1300 4850 2200
Wire Wire Line
4750 2200 4850 2200
Connection ~ 4850 2200
Wire Wire Line
4850 2200 4850 2500
Wire Wire Line
4750 2500 4850 2500
Connection ~ 4850 2500
Wire Wire Line
4850 2500 4850 2800
Wire Wire Line
4750 2800 4850 2800
Connection ~ 4850 2800
Wire Wire Line
4850 2800 4850 3100
Wire Wire Line
4750 3100 4850 3100
Connection ~ 4850 3100
Wire Wire Line
4850 3100 4850 3400
Wire Wire Line
4750 3400 4850 3400
Connection ~ 4850 3400
Wire Wire Line
4850 3400 4850 3500
Wire Wire Line
4750 3500 4850 3500
Connection ~ 4850 3500
Wire Wire Line
4850 3500 4850 3800
Wire Wire Line
4750 3800 4850 3800
Connection ~ 4850 3800
Wire Wire Line
4850 3800 4850 3900
Wire Wire Line
4750 3900 4850 3900
Connection ~ 4850 3900
Wire Wire Line
4850 3900 4850 4200
Wire Wire Line
4750 4200 4850 4200
Connection ~ 4850 4200
Wire Wire Line
4850 4200 4850 4600
Wire Wire Line
4750 4600 4850 4600
Connection ~ 4850 4600
Wire Wire Line
4850 4600 4850 4900
Wire Wire Line
4750 4900 4850 4900
Connection ~ 4850 4900
Wire Wire Line
4850 4900 4850 5000
Wire Wire Line
4750 5000 4850 5000
Connection ~ 4850 5000
Wire Wire Line
4850 5000 4850 5300
Wire Wire Line
4750 5300 4850 5300
Connection ~ 4850 5300
Wire Wire Line
4850 5300 4850 5400
Wire Wire Line
4750 5400 4850 5400
Connection ~ 4850 5400
Wire Wire Line
4850 5400 4850 5700
Wire Wire Line
4750 5700 4850 5700
Connection ~ 4850 5700
Wire Wire Line
4850 5700 4850 5800
Wire Wire Line
4750 5800 4850 5800
Connection ~ 4850 5800
Wire Wire Line
4850 5800 4850 6100
Wire Wire Line
4750 6100 4850 6100
Wire Wire Line
4750 1000 4950 1000
Wire Wire Line
4850 900 4850 1100
Wire Wire Line
4850 1100 4750 1100
Wire Wire Line
4750 1200 4850 1200
Wire Wire Line
4850 1200 4850 1100
Connection ~ 4850 1100
Wire Wire Line
3550 1200 3450 1200
Wire Wire Line
3450 1200 3450 1100
Wire Wire Line
3550 1000 3450 1000
Connection ~ 3450 1000
Wire Wire Line
3450 1000 3450 900
Connection ~ 3450 1100
Wire Wire Line
3450 1100 3450 1000
Wire Wire Line
3450 1100 3550 1100
Wire Wire Line
3350 1700 3550 1700
Wire Wire Line
4750 1800 4950 1800
Wire Wire Line
4750 1900 4950 1900
Wire Wire Line
3350 1900 3550 1900
Wire Wire Line
2000 2400 2100 2400
Wire Wire Line
2000 2500 2100 2500
Wire Wire Line
2000 3000 2100 3000
Wire Wire Line
2000 3100 2100 3100
Wire Wire Line
4750 2300 4950 2300
Wire Wire Line
4750 2400 4950 2400
Wire Wire Line
4750 2600 5600 2600
Wire Wire Line
4750 2700 5600 2700
Wire Wire Line
2600 3400 3550 3400
Wire Wire Line
2600 3500 3550 3500
Wire Wire Line
2600 3800 3550 3800
Wire Wire Line
2600 3900 3550 3900
Wire Wire Line
4750 2000 4950 2000
Wire Wire Line
4750 1700 4950 1700
Wire Wire Line
4750 1600 4950 1600
Wire Wire Line
4750 1500 4950 1500
Wire Wire Line
4750 1400 4950 1400
Wire Wire Line
3350 1400 3550 1400
Wire Wire Line
3350 1500 3550 1500
Wire Wire Line
3350 1800 3550 1800
Wire Wire Line
3350 2000 3550 2000
Wire Wire Line
3350 4200 3550 4200
Wire Wire Line
3350 6000 3550 6000
Wire Wire Line
3550 2700 3350 2700
Wire Wire Line
2600 2400 3550 2400
Wire Wire Line
2600 2500 3550 2500
Wire Wire Line
2600 3000 3550 3000
Wire Wire Line
2600 3100 3550 3100
Wire Wire Line
2000 3400 2100 3400
Wire Wire Line
2000 3500 2100 3500
Wire Wire Line
2000 3800 2100 3800
Wire Wire Line
2000 3900 2100 3900
Wire Wire Line
2000 4500 2100 4500
Wire Wire Line
2000 4600 2100 4600
Wire Wire Line
2600 4900 3550 4900
Wire Wire Line
2600 5000 3550 5000
Wire Wire Line
2600 5300 3550 5300
Wire Wire Line
2600 5400 3550 5400
Wire Wire Line
2600 4500 3550 4500
Wire Wire Line
2600 4600 3550 4600
Wire Wire Line
2000 4900 2100 4900
Wire Wire Line
2000 5000 2100 5000
Wire Wire Line
2000 5300 2100 5300
Wire Wire Line
2000 5400 2100 5400
Wire Wire Line
2600 5700 3550 5700
Wire Wire Line
2600 5800 3550 5800
Wire Wire Line
2000 5700 2100 5700
Wire Wire Line
2000 5800 2100 5800
Wire Wire Line
6100 2700 6200 2700
Wire Wire Line
6100 2600 6200 2600
Text HLabel 6200 2700 2 50 Input ~ 0
PER0_N
Text HLabel 6200 2600 2 50 Input ~ 0
PER0_P
$Sheet
S 5600 2550 500 200
U 5DAB5272
F0 "decap" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 2600 50
F3 "OUT+" O L 5600 2600 50
F4 "OUT-" O L 5600 2700 50
F5 "IN-" I R 6100 2700 50
$EndSheet
Wire Wire Line
4750 3200 5600 3200
Wire Wire Line
4750 3300 5600 3300
Wire Wire Line
6100 3300 6200 3300
Wire Wire Line
6100 3200 6200 3200
$Sheet
S 5600 3150 500 200
U 5DB8E95F
F0 "sheet5DB8E955" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 3200 50
F3 "OUT+" O L 5600 3200 50
F4 "OUT-" O L 5600 3300 50
F5 "IN-" I R 6100 3300 50
$EndSheet
Wire Wire Line
4750 3600 5600 3600
Wire Wire Line
4750 3700 5600 3700
Wire Wire Line
6100 3700 6200 3700
Wire Wire Line
6100 3600 6200 3600
$Sheet
S 5600 3550 500 200
U 5DBA1257
F0 "sheet5DBA124D" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 3600 50
F3 "OUT+" O L 5600 3600 50
F4 "OUT-" O L 5600 3700 50
F5 "IN-" I R 6100 3700 50
$EndSheet
Wire Wire Line
4750 4100 5600 4100
Wire Wire Line
6100 4100 6200 4100
Wire Wire Line
6100 4000 6200 4000
$Sheet
S 5600 3950 500 200
U 5DBB44A0
F0 "sheet5DBB4496" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 4000 50
F3 "OUT+" O L 5600 4000 50
F4 "OUT-" O L 5600 4100 50
F5 "IN-" I R 6100 4100 50
$EndSheet
Wire Wire Line
4750 4700 5600 4700
Wire Wire Line
4750 4800 5600 4800
Wire Wire Line
6100 4800 6200 4800
Wire Wire Line
6100 4700 6200 4700
$Sheet
S 5600 4650 500 200
U 5DBC901F
F0 "sheet5DBC9013" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 4700 50
F3 "OUT+" O L 5600 4700 50
F4 "OUT-" O L 5600 4800 50
F5 "IN-" I R 6100 4800 50
$EndSheet
Wire Wire Line
4750 5100 5600 5100
Wire Wire Line
4750 5200 5600 5200
Wire Wire Line
6100 5200 6200 5200
Wire Wire Line
6100 5100 6200 5100
$Sheet
S 5600 5050 500 200
U 5DBC9029
F0 "sheet5DBC9014" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 5100 50
F3 "OUT+" O L 5600 5100 50
F4 "OUT-" O L 5600 5200 50
F5 "IN-" I R 6100 5200 50
$EndSheet
Wire Wire Line
4750 5500 5600 5500
Wire Wire Line
4750 5600 5600 5600
Wire Wire Line
6100 5600 6200 5600
Wire Wire Line
6100 5500 6200 5500
$Sheet
S 5600 5450 500 200
U 5DBC9033
F0 "sheet5DBC9015" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 5500 50
F3 "OUT+" O L 5600 5500 50
F4 "OUT-" O L 5600 5600 50
F5 "IN-" I R 6100 5600 50
$EndSheet
Wire Wire Line
4750 5900 5600 5900
Wire Wire Line
4750 6000 5600 6000
Wire Wire Line
6100 6000 6200 6000
Wire Wire Line
6100 5900 6200 5900
$Sheet
S 5600 5850 500 200
U 5DBDE98A
F0 "sheet5DBDE980" 50
F1 "decap.sch" 50
F2 "IN+" I R 6100 5900 50
F3 "OUT+" O L 5600 5900 50
F4 "OUT-" O L 5600 6000 50
F5 "IN-" I R 6100 6000 50
$EndSheet
Wire Wire Line
4750 4000 5600 4000
Text Label 4950 6000 0 50 ~ 0
_PER7_N
Text Label 4950 5900 0 50 ~ 0
_PER7_P
Text Label 4950 5600 0 50 ~ 0
_PER6_N
Text Label 4950 5500 0 50 ~ 0
_PER6_P
Text Label 4950 5200 0 50 ~ 0
_PER5_N
Text Label 4950 5100 0 50 ~ 0
_PER5_P
Text Label 4950 4800 0 50 ~ 0
_PER4_N
Text Label 4950 4700 0 50 ~ 0
_PER4_P
Text Label 4950 4100 0 50 ~ 0
_PER3_N
Text Label 4950 4000 0 50 ~ 0
_PER3_P
Text Label 4950 3700 0 50 ~ 0
_PER2_N
Text Label 4950 3600 0 50 ~ 0
_PER2_P
Text Notes 5500 2200 0 50 ~ 0
From add-in card transmitter to mainboard receiver\nPlace AC coupling capacitors here if necessary
Text Label 4950 3300 0 50 ~ 0
_PER1_N
Text Label 4950 3200 0 50 ~ 0
_PER1_P
Text Label 4950 2700 0 50 ~ 0
_PER0_N
Text Label 4950 2600 0 50 ~ 0
_PER0_P
$Comp
L PCIexpress:PCIexpress_x8 J2
U 1 1 5D548AC1
P 4150 900
F 0 "J2" H 4150 1067 50 0000 C CNN
F 1 "PCIexpress_x8" H 4150 976 50 0000 C CNN
F 2 "PCIexpress:PCIexpress_x8" H 4150 -50 50 0001 C CNN
F 3 "" H 4150 -50 50 0001 C CNN
1 4150 900
1 0 0 -1
$EndComp
Wire Wire Line
4850 6200 4850 6100
Connection ~ 4850 6100
Wire Wire Line
3450 6200 3450 6100
Connection ~ 3450 6100
$EndSCHEMATC

View File

@ -0,0 +1,229 @@
EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_bracket
#
DEF PCIexpress_PCIexpress_bracket J 0 40 Y Y 1 F N
F0 "J" 0 0 50 H V C CNN
F1 "PCIexpress_PCIexpress_bracket" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
PCIexpress_bracket_*
$ENDFPLIST
DRAW
ENDDRAW
ENDDEF
#
# PCIexpress_PCIexpress_x8
#
DEF PCIexpress_PCIexpress_x8 J 0 40 Y Y 1 F N
F0 "J" 0 150 50 H V C CNN
F1 "PCIexpress_PCIexpress_x8" 0 50 50 H V C CNN
F2 "PCIexpress:PCIexpress_x8" 0 -950 50 H I C CNN
F3 "" 0 -950 50 H I C CNN
DRAW
T 0 0 -3450 50 0 0 0 x4 Normal 0 C C
T 0 0 -5250 50 0 0 0 x8 Normal 0 C C
T 0 0 -1150 50 0 1 1 notch Normal 0 C C
T 0 0 -1950 50 0 1 1 x1 Normal 0 C C
S 450 0 -450 -5300 1 1 10 f
P 2 0 0 0 450 -3500 -450 -3500 N
P 2 1 1 0 450 -2000 -450 -2000 N
P 2 1 1 0 450 -1200 -450 -1200 N
X ~PRSNT1 A1 600 -100 150 L 50 50 1 1 P
X +3.3V A10 600 -1000 150 L 50 50 1 1 w
X ~PERST A11 600 -1100 150 L 50 50 1 1 O
X GND A12 600 -1300 150 L 50 50 1 1 w
X REFCLK+ A13 600 -1400 150 L 50 50 1 1 O
X REFCLK- A14 600 -1500 150 L 50 50 1 1 O
X GND A15 600 -1600 150 L 50 50 1 1 w
X PERp0 A16 600 -1700 150 L 50 50 1 1 I
X PERn0 A17 600 -1800 150 L 50 50 1 1 I
X GND A18 600 -1900 150 L 50 50 1 1 w
X RSVD A19 600 -2100 150 L 50 50 1 1 N
X +12V A2 600 -200 150 L 50 50 1 1 w
X GND A20 600 -2200 150 L 50 50 1 1 w
X PERp1 A21 600 -2300 150 L 50 50 1 1 I
X PERn1 A22 600 -2400 150 L 50 50 1 1 I
X GND A23 600 -2500 150 L 50 50 1 1 w
X GND A24 600 -2600 150 L 50 50 1 1 w
X PERp2 A25 600 -2700 150 L 50 50 1 1 I
X PERn2 A26 600 -2800 150 L 50 50 1 1 I
X GND A27 600 -2900 150 L 50 50 1 1 w
X GND A28 600 -3000 150 L 50 50 1 1 w
X PERp3 A29 600 -3100 150 L 50 50 1 1 I
X +12V A3 600 -300 150 L 50 50 1 1 w
X PERn3 A30 600 -3200 150 L 50 50 1 1 I
X GND A31 600 -3300 150 L 50 50 1 1 w
X RSVD A32 600 -3400 150 L 50 50 1 1 N
X RSVD A33 600 -3600 150 L 50 50 1 1 N
X GND A34 600 -3700 150 L 50 50 1 1 w
X PERp4 A35 600 -3800 150 L 50 50 1 1 I
X PERn4 A36 600 -3900 150 L 50 50 1 1 I
X GND A37 600 -4000 150 L 50 50 1 1 w
X GND A38 600 -4100 150 L 50 50 1 1 w
X PERp5 A39 600 -4200 150 L 50 50 1 1 I
X GND A4 600 -400 150 L 50 50 1 1 w
X PERn5 A40 600 -4300 150 L 50 50 1 1 I
X GND A41 600 -4400 150 L 50 50 1 1 w
X GND A42 600 -4500 150 L 50 50 1 1 w
X PERp6 A43 600 -4600 150 L 50 50 1 1 I
X PERn6 A44 600 -4700 150 L 50 50 1 1 I
X GND A45 600 -4800 150 L 50 50 1 1 w
X GND A46 600 -4900 150 L 50 50 1 1 w
X PERp7 A47 600 -5000 150 L 50 50 1 1 I
X PERn7 A48 600 -5100 150 L 50 50 1 1 I
X GND A49 600 -5200 150 L 50 50 1 1 w
X TCK A5 600 -500 150 L 50 50 1 1 O
X TDI A6 600 -600 150 L 50 50 1 1 O
X TDO A7 600 -700 150 L 50 50 1 1 I
X TMS A8 600 -800 150 L 50 50 1 1 O
X +3.3V A9 600 -900 150 L 50 50 1 1 w
X +12V B1 -600 -100 150 R 50 50 1 1 w
X +3.3V_aux B10 -600 -1000 150 R 50 50 1 1 w
X ~WAKE B11 -600 -1100 150 R 50 50 1 1 C
X RSVD B12 -600 -1300 150 R 50 50 1 1 N
X GND B13 -600 -1400 150 R 50 50 1 1 w
X PETp0 B14 -600 -1500 150 R 50 50 1 1 O
X PETn0 B15 -600 -1600 150 R 50 50 1 1 O
X GND B16 -600 -1700 150 R 50 50 1 1 w
X ~PRSNT2 B17 -600 -1800 150 R 50 50 1 1 P
X GND B18 -600 -1900 150 R 50 50 1 1 w
X PETp1 B19 -600 -2100 150 R 50 50 1 1 O
X +12V B2 -600 -200 150 R 50 50 1 1 w
X PETn1 B20 -600 -2200 150 R 50 50 1 1 O
X GND B21 -600 -2300 150 R 50 50 1 1 w
X GND B22 -600 -2400 150 R 50 50 1 1 w
X PETp2 B23 -600 -2500 150 R 50 50 1 1 O
X PETn2 B24 -600 -2600 150 R 50 50 1 1 O
X GND B25 -600 -2700 150 R 50 50 1 1 w
X GND B26 -600 -2800 150 R 50 50 1 1 w
X PETp3 B27 -600 -2900 150 R 50 50 1 1 O
X PETn3 B28 -600 -3000 150 R 50 50 1 1 O
X GND B29 -600 -3100 150 R 50 50 1 1 w
X +12V B3 -600 -300 150 R 50 50 1 1 w
X RSVD B30 -600 -3200 150 R 50 50 1 1 N
X ~PRSNT2 B31 -600 -3300 150 R 50 50 1 1 P
X GND B32 -600 -3400 150 R 50 50 1 1 w
X PETp4 B33 -600 -3600 150 R 50 50 1 1 O
X PETn4 B34 -600 -3700 150 R 50 50 1 1 O
X GND B35 -600 -3800 150 R 50 50 1 1 w
X GND B36 -600 -3900 150 R 50 50 1 1 w
X PETp5 B37 -600 -4000 150 R 50 50 1 1 O
X PETn5 B38 -600 -4100 150 R 50 50 1 1 O
X GND B39 -600 -4200 150 R 50 50 1 1 w
X GND B4 -600 -400 150 R 50 50 1 1 w
X GND B40 -600 -4300 150 R 50 50 1 1 w
X PETp6 B41 -600 -4400 150 R 50 50 1 1 O
X PETn6 B42 -600 -4500 150 R 50 50 1 1 O
X GND B43 -600 -4600 150 R 50 50 1 1 w
X GND B44 -600 -4700 150 R 50 50 1 1 w
X PETp7 B45 -600 -4800 150 R 50 50 1 1 O
X PETn7 B46 -600 -4900 150 R 50 50 1 1 O
X GND B47 -600 -5000 150 R 50 50 1 1 w
X ~PRSNT2 B48 -600 -5100 150 R 50 50 1 1 P
X GND B49 -600 -5200 150 R 50 50 1 1 w
X SMCLK B5 -600 -500 150 R 50 50 1 1 C
X SMDAT B6 -600 -600 150 R 50 50 1 1 C
X GND B7 -600 -700 150 R 50 50 1 1 w
X +3.3V B8 -600 -800 150 R 50 50 1 1 w
X ~TRST B9 -600 -900 150 R 50 50 1 1 O
ENDDRAW
ENDDEF
#
# power_+12V
#
DEF power_+12V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+12V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +12V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_+3.3VA
#
DEF power_+3.3VA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3VA" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3.3VA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library

Some files were not shown because too many files have changed in this diff Show More