RomanRom2/ossc
1
0 Fork 0
mirror of https://github.com/marqs85/ossc synced 2026-10-30 11:47:26 +03:00
Code Issues Actions Packages Projects Releases Wiki Activity
329 Commits 8 Branches 38 Tags
fe3c6fdfa77acebfb0a5a73ccdf9f4efa69a04a9
Commit Graph
100 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
marqs fe3c6fdfa7 add Full VSYNC bypas option 2025-03-01 11:23:24 +02:00
marqs 2725351039 change compiler and libc to optimize size 2025-01-23 20:01:10 +02:00
marqs 9af171947a add missing include 2025-01-23 19:24:15 +02:00
marqs 0c8b85d3f2 restore lower default PLL BW for better compatibility 2025-01-23 00:04:32 +02:00
marqs fae76ac3e4 add Lumacode support for Atari GTIA & VCS 2025-01-23 00:03:47 +02:00
marqs e2f4350ab1 fix HDR infoframe repetition 2025-01-16 23:57:50 +02:00
marqs ac0181a698 update to Quartus 23.1 
* add patch file to enforce LE use on small memory blocks
* utilize M9K freed from epcq_controller for restoring profile export function
 2024-07-15 12:40:44 +03:00
marqs 7f75717ecb fix unwanted timer restart 2024-07-14 22:30:38 +03:00
marqs e4cec87bec add support for 480p/576p Line3x 2024-07-09 22:06:36 +03:00
marqs dae7b0b250 tvp7002: fix occasional sync locking issue and expand BW selection 2024-07-09 22:05:55 +03:00
marqs 95724c2481 extend Lumacode support to NES 2024-07-09 22:03:13 +03:00
marqs 2abb9a8668 restore "Allow TVP HPLL2x" option 2024-07-06 10:55:09 +03:00
marqs 82dada1c36 add options for ADC and FPGA PLL bandwidth selection 2024-06-29 10:26:45 +03:00
marqs 8ef05364b4 enable TX pixel repetition for GBI 360p Line3x 
Avoid potential timing bottleneck between FPGA and TX chip
 2024-06-29 10:20:17 +03:00
marqs 82c498ac02 restore more accurate C64 palette for Lumacode 2024-06-29 10:16:33 +03:00
marqs c91e1ad00c adjust sync filtering tolerance 2024-06-19 23:17:58 +03:00
marqs 10f1afd79c tweak activity detection to fix auto input 2024-06-11 23:08:00 +03:00
marqs e49106b635 add support for Lumacode and VRR flag 2024-06-01 12:52:51 +03:00
marqs b45e0fb517 tvp7002: optimize CP current adjustment 
Adjust charge pump current based on the number of pixels
ultimately extracted from a line which can be less than
sample rate. This seems to result in reduced jitter
on optimized modes.
 2024-06-01 12:39:08 +03:00
marqs 1ba1779632 it6613: add support for Freesync infoframe 2024-06-01 12:35:42 +03:00
marqs 46a4f4450f add passthru mode option 2024-05-25 11:16:16 +03:00
marqs 88026cafa2 fix potential jumping issue with HV sync 2024-05-25 11:15:02 +03:00
marqs 353437ab87 sync processing and preset improvements 
* increase accurary of vblank region calculation
* increase selectable PLL coast range
* fix GBI preset H multiplication factors
* enable 1250i/50 detection
 2024-01-07 23:00:16 +02:00
marqs cb8e2b807c increase video mode name length to fit null terminator 2023-10-29 17:27:10 +02:00
marqs 080e2b2b91 fix upsample2x 2023-10-24 00:21:32 +03:00
marqs 83c33c41b9 restore original test pattern 2023-10-24 00:19:46 +03:00
marqs 8b35ba3339 fix locking issue with fractional sample rates 2023-10-19 18:51:32 +03:00
marqs edb300e03a misc fixes 
* fix phase adjustment
* fix HDMI AVI infoframe checksum calculation
* reduce passthru OSD size
 2023-10-08 18:02:36 +03:00
marqs c0dae3da36 add support for shadow masks (up to 4x4) 2023-09-22 22:34:35 +03:00
marqs 1ba02417d5 fix lockup issue due to counter reaching max value 2023-09-19 22:39:21 +03:00
marqs 6ae321a9ff optimize code size and add HDR flag setting 2023-08-27 10:55:45 +03:00
marqs 4bc98224e4 it6613: add support for HDR Infoframe 2023-08-26 23:25:46 +03:00
marqs 0ce2809183 add Line6x mode for 240p/288p 2023-08-23 21:34:40 +03:00
marqs 31851f372d restore hybrid scanlines and reverse LPF functions 2023-08-07 18:18:53 +03:00
marqs b2998355c8 minor fixes related to hsync length 2023-08-05 22:42:55 +03:00
marqs 2e1fdab16b add support for v1.8 PCBs 2023-08-05 22:41:58 +03:00
marqs a3a3304152 tvp7002: detect missing hsync only during vsync 2023-08-05 22:41:07 +03:00
marqs d8f2b98489 bring back mask option 2023-05-29 22:10:46 +03:00
marqs e3d055db27 fix occasional line synchronization issue 2023-05-29 21:43:29 +03:00
marqs ab6bd9fc8a calculate hsync width on FPGA instead of reading TVP7002 2023-05-28 17:06:07 +03:00
marqs de1b441167 fix SD profile import and use default 480p preset for TP 2023-04-18 23:14:30 +03:00
marqs c5f7483410 fix H.backporch range 2023-03-30 00:55:16 +03:00
marqs 3a17642d5b update generated files for v1.01 2023-03-13 21:51:40 +02:00
marqs d57a44131a update menu and avconfig structures 2023-03-13 21:49:24 +02:00
marqs 0839e118ad update video mode selection and processing 
Updated mode detection to be based on new TVP7002 frontend, and integrated Pure-LM functionality and processing from OSSC Pro.
 2023-03-11 12:45:19 +02:00
marqs 86c3f744ed update programming files / scripts 
* do not generate .map file for .jic
* wait for USB Blaster if needed when reprogramming SW
* set correct bit to halt pulpino core before writing image
 2023-03-11 12:36:18 +02:00
marqs df643ec742 improve TVP7002 frontend sync detection 
Store csync leading edge position so that field change timing can be calculated accurately upon VSYNC detection
 2023-03-11 12:32:26 +02:00
marqs a825bb048c pcm1862: add mono mode support 2023-02-28 19:41:11 +02:00
marqs 804642bd98 integrate RTL from ossc_pro project 2023-02-28 19:39:59 +02:00
marqs 94c0526265 update project configuration and IP files 2023-02-13 18:55:14 +02:00
marqs a8a3142071 add sync activity detection on tvp7002 frontend 2023-02-13 18:53:20 +02:00
marqs 02b2495221 update tvp7002 driver for external sync processing 2023-02-13 18:51:39 +02:00
marqs 76da437125 integrate new tvp7002 frontend 2023-01-31 20:51:06 +02:00
marqs aa4beec957 bump sys_ctrl register to 32bit 2023-01-31 20:50:33 +02:00
marqs db1cf5922f tvp7002 related robustness improvements 
* bypass VSYNC processing
* enable raw SOG/HSYNC output
* add frontend RTL to read status from unprocessed signals
 2023-01-31 20:49:08 +02:00
marqs fd37e4275b update to Quartus 21.1 2022-12-27 14:59:47 +02:00
marqs e1fbd4ad36 more fixes to settings import/export 2022-02-20 11:38:49 +02:00
marqs 101a23bdb5 Export settings fixes and improvements 
* fix compatibility with Windows
* add RAW export option
 2022-01-08 15:26:08 +02:00
marqs cbe2611471 fix OSD size in interlace passthru mode 2021-07-31 18:13:22 +03:00
marqs 20a5696977 rename "256x240 aspect" option values 2021-07-31 18:12:07 +03:00
marqs dfedb850a3 pcm1862: support PCM1864/1865 as potential alternatives 2021-07-31 18:10:53 +03:00
marqs 8b7258fa9e update Codelite workspace config 2021-07-31 18:08:16 +03:00
marqs f37f0e706e enable bitstream compression within .jic 2021-07-31 18:07:11 +03:00
marqs 73dd1963b9 update to Quartus 20.1.1 2021-07-31 18:06:21 +03:00
marqs 20ac572baf Merge branch 'megari-release_userdata_export_fat16' into release 2020-11-27 23:33:44 +02:00
marqs 1ab1636619 Merge branch 'release_userdata_export_fat16' of git://github.com/megari/ossc into megari-release_userdata_export_fat16 2020-11-27 23:09:46 +02:00
marqs 2e7141c3b2 update 384p preset params to avoid conflict with PC88/98 modes 2020-11-17 17:40:23 +02:00
marqs 015f63ddff display profile name on infoscreen 2020-11-10 20:09:18 +02:00
marqs 6666db3ea2 Merge branch 'megari-release_userdata_export' into release 2020-11-10 19:56:19 +02:00
marqs 238cf0b285 update epcq_controller_mod to epcq_controller2 2020-11-10 19:46:07 +02:00
marqs 2a24eb8dd7 Merge branch 'megari-release_userdata_export' into release 2020-11-08 16:02:28 +02:00
marqs 124bcc8df8 Fix profile import 2020-11-01 14:32:28 +02:00
marqs 9c5e7b5b83 advanced OSD implementation 2020-10-05 23:05:43 +03:00
marqs b26b213ead Mode preset selection improvements 
* make selection independent of physical input
* select 480p preset based on hsync length in auto mode
* add 720p_50, 1080i_50 and 1080p_50 presets
 2020-08-13 21:32:26 +03:00
marqs 299ac4a24c Clamp/ALC improvements 
* more accurate clamp position selection
* fix user clamp offset adjustment in certain cases
* reduce default ALC V filter to 512
 2020-08-11 18:43:24 +03:00
marqs 8f65defb49 Merge branch 'eatnumber1-fast-output-only-vref' into release 2020-06-21 23:06:23 +03:00
marqs 4b179d2077 Revert "Add a 2x by 3x line3x mode for the PSP's 480x272." 
This reverts commit 2995f43728.
 2020-06-17 02:25:31 +03:00
marqs aa7a92e130 use dash to represent total line count, e.g. 262-p 2020-06-17 02:22:24 +03:00
marqs daf9ec1611 optimize line3x timing 2020-06-14 20:07:24 +03:00
marqs 2823ab9f8b Merge branch 'eatnumber1-psp-line3x' into release 2020-06-14 14:18:01 +03:00
marqs b1892079d8 select 576p / 800x600 preset based on refresh rate 2020-04-28 22:31:57 +03:00
marqs 2319a6f8bd misc tool updates 2020-04-28 18:48:35 +03:00
marqs 0c55cc03bb use LEDs for debug in latency tester mode 2020-02-09 21:35:50 +02:00
marqs a076c6d2db update quartus to 19.1 2020-02-09 21:28:24 +02:00
marqs 8006cad1f2 Analog frontend updates 
* add Clamp/ALC offset option
* add ALC V+H filter options
* add Analog STC LPF option
* update AV3 alternative RGB compatibility option
 2020-02-09 20:21:53 +02:00
marqs aa1e9eb60c tvp7002 related updates 
* fix clock selection function implementation
* add support for ALC filter configuration
* add coarse clamp LPF selection
* add support for clamp/ALC offset
 2020-02-09 20:13:33 +02:00
marqs 286c9a94d1 add Kana set to character ROM 2019-10-27 20:16:48 +02:00
marqs aeb164dd2f increase OSD width in line4x and 5x modes 2019-10-15 20:18:44 +03:00
marqs 70dc68d504 fix dataram size setting 2019-10-12 22:59:04 +03:00
marqs 85c295c5e2 make pll_reconfig more robust 2019-10-12 22:56:10 +03:00
marqs 8e7236dc00 timing optimizations 2019-10-10 01:00:48 +03:00
marqs 9feb96888b fix PLL reference clock switchover logic 2019-10-09 23:58:55 +03:00
marqs 3771d5cb14 fix OSD size in certain modes 2019-10-08 01:08:18 +03:00
marqs ba4614a4f8 correct even/odd field naming 2019-10-08 01:07:25 +03:00
marqs b22365af20 add timeout to pll_reconfig and update postprocess pipeline diagram 2019-10-07 23:20:44 +03:00
marqs 3a12592c53 fix linebuf read address timing bottleneck 2019-10-07 01:25:33 +03:00
marqs 9d496383c3 optimize clock network 
* replace all clock muxes with a single cycloneive_clkctrl to minimize skew
* use a single dynamically configured PLL to comply with cycloneive_clkctrl
 2019-10-06 23:54:32 +03:00
marqs d1fd30019f osd_generator: add M9K support to allow larger character array 2019-10-05 11:33:59 +03:00
marqs a6bdd8cfab free up 1 M9K by modifying altera_jtag_avalon_master 2019-10-03 23:47:59 +03:00
marqs 6266976114 first OSD implementation 2019-10-03 02:03:43 +03:00